Skyworks Solutions Inc. SI5338M-B04368-GM
- Part No.:
- SI5338M-B04368-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338M-B04368-GM.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:3,915
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338M-B04368-GM from Skyworks Solutions is a quad-output, I²C-programmable clock generator with MultiSynth™ frequency synthesis, delivering four independent low-jitter clocks (0.7 ps RMS typ) across LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats, supporting PCIe Gen 1–4 and Ethernet timing in telecom line cards and FPGA clocking systems.
For engineers reviewing the SI5338M-B04368-GM datasheet, SI5338M-B04368-GM pinout, SI5338M-B04368-GM application, or SI5338M-B04368-GM equivalent, key selection considerations include its 24-QFN package, 4× differential output capability, 0 ppm synthesis accuracy, spread-spectrum control, and independent per-output voltage (1.5/1.8/2.5/3.3 V) configuration.
Technical Context
The SI5338M-B04368-GM implements a two-stage PLL architecture: a high-stability reference stage (with crystal or external clock input up to 710 MHz) followed by four independent MultiSynth™ fractional-N synthesizers, each driving a configurable output buffer. Its phase-locked loop bandwidth is 1.6 MHz typical, enabling fast lock (<25 ms) and robust jitter attenuation.
Each output supports independent format selection (LVPECL: 0.16–710 MHz; HCSL: 0.16–250 MHz; CMOS: 0.16–200 MHz), independent supply (VDDOx = 1.5/1.8/2.5/3.3 V), programmable phase offset (±45 ns, <20 ps step), and glitchless frequency increment/decrement (1 ppm steps). Input flexibility includes crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), and differential (5–710 MHz).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count & type | 4 differential outputs (CLK0A/B through CLK3A/B), configurable as LVPECL/LVDS/HCSL/CML/SSTL/HSTL/CMOS |
| Phase jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz), meeting PCIe Gen 3 SRNS and Gen 4 common clock specs |
| Frequency range | 0.16–710 MHz per output; supports >350 MHz on up to two outputs simultaneously (Fvco/4 and Fvco/6) |
| Supply voltages | Core: 1.8/2.5/3.3 V ±10%; Output buffers: independently selectable 1.5/1.8/2.5/3.3 V per driver |
| Control interface | I²C/SMBus-compatible serial interface (SCL/SDA), with INTR interrupt pin for loss-of-lock/loss-of-signal detection |
| Package | 24-pin QFN, 4 mm × 4 mm, 0.5 mm pitch, exposed thermal pad |
| Operating temperature | –40 °C to +85 °C ambient, qualified for industrial and telecom applications |
Pinout & Package
SI5338M-B04368-GM uses a 24-lead QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments are fixed per the Si5338 family and validated for this variant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2 | Differential input pair #1 | Accepts AC-coupled differential reference clock (5–710 MHz); internal 100 Ω termination enabled |
| IN3, IN4 | Single-ended input pair | Supports CMOS/SSTL/HSTL inputs (5–350 MHz); VIL ≤ 0.3×VDD, VIH ≥ 0.7×VDD |
| IN5, IN6 | Differential input pair #2 | Second AC-coupled differential reference path; identical electrical specs to IN1/IN2 |
| CLK0A, CLK0B | Differential output #0 | Configurable LVPECL/LVDS/HCSL/CML; independent VDDO0 supply (1.5–3.3 V) |
| CLK1A, CLK1B | Differential output #1 | Same format and supply flexibility as CLK0; fully independent frequency/phase control |
| CLK2A, CLK2B | Differential output #2 | Independent MultiSynth™ channel; supports same frequency ranges and formats |
| CLK3A, CLK3B | Differential output #3 | Fourth independent output; enables true quad-frequency generation without external dividers |
| VDD, VDDO0–VDDO3 | Power supplies | VDD = core supply (1.8/2.5/3.3 V); VDDOx = dedicated output buffer supplies (1.5/1.8/2.5/3.3 V) |
| SCL, SDA | I²C interface | Standard bidirectional I²C bus (up to 400 kHz); supports ClockBuilder Pro programming |
| INTR | Interrupt output | Open-drain status pin asserting on loss-of-lock, loss-of-signal, or NVM error |
| GND, RSVD_GND | Ground connections | Multiple GND pins including reserved ground for noise isolation; thermal pad must be soldered |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis | Four independent fractional-N synthesizers enable any-frequency output (0.16–710 MHz) with 0 ppm precision per channel |
| PCIe Gen 1–4 compliance | Meets Common Clock (Gen 1/2/3) and Gen 3 SRNS / Gen 4 specs with <0.32 ps RMS jitter (SRNS mode) |
| Spread-spectrum clocking | Configurable on any output: 0.5–5.0% down-spread, 33–63 kHz modulation rate, improving EMI in dense PCB layouts |
| Glitchless frequency tuning | Pin-controlled or I²C-based frequency increment/decrement in 1 ppm steps without output interruption |
| Per-output voltage control | Each of four output drivers powered by independent VDDOx rail (1.5/1.8/2.5/3.3 V), eliminating level-shifting components |
| Loss-of-signal monitoring | Detects input clock failure in <5 µs (tLOS) and releases alarm in <1 µs (tLOSRLS), enabling fast system fault response |
Applications
| PCIe Gen 4 Switch Timing | Ethernet Switch/Routing |
|---|---|
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ICs in a 1U data center chassis. IC Role / Device Role / Timing Role: Quad-output clock generator supplying four independent 100 MHz HCSL clocks with matched skew (<100 ps) and <0.45 ps RMS jitter. Use Value: Enables full Gen 4 lane compliance without external jitter cleaners or discrete oscillators, reducing BOM count and layout area. |
Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10 GbE PHYs, packet processors, and SerDes in carrier-grade Ethernet switches. IC Role / Device Role / Timing Role: Replaces three discrete oscillators with one device, delivering precise frequencies via MultiSynth™ integer-mode synthesis. Use Value: Eliminates frequency tolerance stacking and simplifies inventory while maintaining sub-1 ps RMS jitter across all outputs. |
| Broadcast Video Timing | FPGA/ASIC Clocking |
Use Scenario: Delivering SMPTE ST 2082 (27 Gbps) reference clocks (27 MHz, 74.25 MHz, 148.5 MHz) to video encoder/decoder SoCs in broadcast production equipment. IC Role / Device Role / Timing Role: Generates three exact video-standard frequencies simultaneously using LVDS outputs at 2.5 V, with programmable phase alignment. Use Value: Ensures frame-accurate synchronization across multi-channel video pipelines without external delay lines or PLLs. |
Use Scenario: Supplying 300 MHz system clock, 200 MHz DDR4 memory clock, 100 MHz PCIe reference, and 50 MHz debug clock to Xilinx Versal ACAP in AI inference edge servers. IC Role / Device Role / Timing Role: Configured as quad-frequency generator with mixed output formats (LVDS for DDR, HCSL for PCIe, CMOS for debug). Use Value: Consolidates four clock sources into single 4×4 mm footprint, reducing power delivery complexity and board space by >60%. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-output clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D06981-GM | Higher integration: 8 outputs, integrated LDOs, lower jitter (0.35 ps RMS), supports JESD204B deterministic latency | Targeted at high-speed ADC/DAC timing and 5G wireless infrastructure where deterministic delay matters | Select when >4 outputs, sub-0.4 ps jitter, or JESD204B sync is required; not pin-compatible |
| ICS8430I-01T | Fixed-frequency quad LVDS generator (no I²C programming); 0.9 ps RMS jitter; 3.3 V only; no spread spectrum | Used in cost-sensitive, static-clocking applications like legacy storage controllers where reconfiguration is unnecessary | Select for simple drop-in replacement where frequency agility and multi-voltage support are not needed |
Compared with SI5338M-B04368-GM, the Si5332A offers superior jitter and scalability but requires redesign for pinout and power; the ICS8430I provides lower cost and simpler validation but sacrifices programmability and voltage flexibility.
Availability
SI5338M-B04368-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet switching infrastructure, and broadcast video equipment requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for SI5338M-B04368-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management ICs for communications, automotive, and industrial markets.
The Si5338 product line delivers highly configurable, low-jitter clock generation for systems demanding multi-frequency synthesis, PCIe compliance, and flexible signal formatting - designed specifically for FPGA, ASIC, and high-speed serial interface clocking.
FAQ
What is the primary function of the SI5338M-B04368-GM?
The SI5338M-B04368-GM is an I²C-programmable quad-output clock generator that synthesizes four independent, low-jitter clock signals from a single reference input. It replaces multiple discrete oscillators in systems requiring precise, configurable timing - such as PCIe Gen 4 switches, Ethernet routers, and broadcast video equipment - using Skyworks' MultiSynth™ technology for 0 ppm frequency accuracy.
Does the SI5338M-B04368-GM support PCIe Gen 4 timing requirements?
Yes, the SI5338M-B04368-GM meets PCIe Gen 4 common clock specifications with ≤0.45 ps RMS jitter (12 kHz–20 MHz) when configured in standard mode and ≤0.32 ps RMS in SRNS-compliant mode. Its PLL bandwidth (1.6 MHz typical), low additive jitter, and HCSL output capability make it suitable for Gen 4 root complexes and endpoint timing without external cleanup.
Can the SI5338M-B04368-GM generate different output voltages on each channel?
Yes, the SI5338M-B04368-GM supports independent output supply rails (VDDO0–VDDO3), each configurable for 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This allows simultaneous LVDS (2.5 V), HCSL (1.8 V), and CMOS (3.3 V) outputs without external level shifters - a key advantage over fixed-supply clock generators like the ICS8430I.
How is the SI5338M-B04368-GM programmed and configured?
The SI5338M-B04368-GM is programmed via its I²C/SMBus interface (SCL/SDA pins) using Skyworks' ClockBuilder Pro software, which generates custom configuration files and registers settings. Configuration can be stored in on-chip OTP NVM for autonomous startup, or loaded dynamically during system initialization - enabling field-upgradable timing profiles without hardware changes.
What package and thermal characteristics does the SI5338M-B04368-GM have?
The SI5338M-B04368-GM uses a 24-pin QFN package (4 mm × 4 mm, 0.5 mm pitch) with an exposed thermal pad. Its thermal resistance is θJA = 37 °C/W (still air) and θJC = 10 °C/W, supporting operation from –40 °C to +85 °C. The exposed pad must be soldered to a thermal plane for reliable performance at full load (45 mA core current typical).
SI5338M-B04368-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338M-B04368-GM FAQ
1.How can I place an order for SI5338M-B04368-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338M-B04368-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338M-B04368-GM reliable?
The price and inventory of SI5338M-B04368-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338M-B04368-GM is usually 5 days.
3.What payment methods are accepted for SI5338M-B04368-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338M-B04368-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338M-B04368-GM?
SI5338M-B04368-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338M-B04368-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338M-B04368-GM?
For technical support, including SI5338M-B04368-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338M-B04368-GM requirements.
6.How does Aetrix verify that SI5338M-B04368-GM is sourced from the original manufacturer or authorized distributors?
All SI5338M-B04368-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338M-B04368-GM meets industry standards.
7.What is the process for return or replacement of SI5338M-B04368-GM?
All SI5338M-B04368-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338M-B04368-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338M-B04368-GM part is unused and in its original packaging.
Return procedure for SI5338M-B04368-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338M-B04368-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

