Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338M-B04368-GMR

Name: SI5338M-B04368-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5338M-B04368-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338M-B04368-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338M-B04368-GMR.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,901

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338M-B04368-GMR from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C. It replaces up to four crystal oscillators in Ethernet switch/router, PCIe, and FPGA clocking systems.

For engineers reviewing the SI5338M-B04368-GMR datasheet, SI5338M-B04368-GMR pinout, SI5338M-B04368-GMR application, or SI5338M-B04368-GMR equivalent, key selection criteria include output format flexibility (LVPECL/LVDS/HCSL/CMOS/SSTL), independent per-output voltage (1.5–3.3 V), any-frequency synthesis (0.16–710 MHz), spread-spectrum capability (0.5–5.0% at 33–63 kHz), and I²C/SMBus programmability.

Technical Context

The SI5338M-B04368-GMR implements a two-stage PLL architecture: a high-stability reference stage followed by four independent MultiSynth™ fractional-N synthesizers, each driving a configurable output buffer. Input support includes external crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), and differential (5–710 MHz) references.

Each output supports independent frequency, format, voltage, phase offset (±45 ns, <20 ps step), and spread-spectrum modulation. The device enables glitchless frequency adjustment in 1 ppm steps and zero-ppm accuracy on all outputs via patented MultiSynth™ technology.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps - meets PCIe Gen 3 SRNS and GbE jitter requirements for clean timing in high-speed serial links
Output Frequency Range	0.16–710 MHz - covers PCIe 100 MHz, Ethernet 125/156.25 MHz, Fibre Channel 1.0625 GHz (via /2), and processor clocks
Input Reference Support	Crystal (8–30 MHz), CMOS (5–200 MHz), differential (5–710 MHz) - enables flexible system-level clock sourcing
Output Formats	LVPECL, LVDS, HCSL, CMOS, SSTL, HSTL - allows direct interface to FPGAs, ASICs, SerDes, and memory controllers without level-shifting
Supply Voltages	VDD = 1.8/2.5/3.3 V; VDDOx = 1.5/1.8/2.5/3.3 V - supports mixed-voltage SoC and FPGA designs
Package	24-pin QFN, 4 × 4 mm - space-constrained applications including line cards and embedded modules
Operating Temperature	–40 to +85 °C - qualified for industrial and telecom infrastructure environments

Pinout & Package

SI5338M-B04368-GMR is housed in a 24-lead, 4 × 4 mm QFN package with exposed thermal pad. Pin assignments follow the standard Si5338 pinout: six input pins (IN1–IN6), eight clock output terminals (CLK0A/B through CLK3A/B), four VDDOx supplies, dual VDD core supplies, SCL/SDA/I²C interface, INTR alarm output, and reserved ground.

Pin/Terminal	Circuit Role	Design Meaning
CLK0A/CLK0B	Differential Output Pair 0	Configurable as LVPECL/LVDS/HCSL/CML; supports up to 710 MHz (LVPECL) or 350 MHz (LVDS)
CLK1A/CLK1B	Differential Output Pair 1	Independent frequency/format/voltage; enables multi-domain clocking (e.g., PCIe + Ethernet + CPU)
CLK2A/CLK2B	Differential Output Pair 2	Supports spread-spectrum modulation (0.5–5.0%, 33–63 kHz) for EMI reduction in dense PCB layouts
CLK3A/CLK3B	Differential Output Pair 3	Phase-adjustable in <20 ps steps; used for skew compensation in parallel bus or DDR interfaces
IN1/IN2, IN5/IN6	Differential Reference Inputs	Accept 5–710 MHz AC-coupled signals; internal 100 Ω termination enables direct connection to SERDES outputs
IN3/IN4	Single-Ended Reference Inputs	Support CMOS/SSTL/HSTL; 5–350 MHz range with 1.0 V/ns minimum slew rate for low-jitter operation
SCL/SDA	I²C/SMBus Interface	Standard 100/400 kHz operation; enables field reprogramming and dynamic frequency tuning during system runtime
INTR	Interrupt Output	Open-drain status flag indicating loss-of-lock or loss-of-signal; simplifies system monitoring without polling

Key Features

Feature	Design Value
MultiSynth™ Any-Frequency Synthesis	Four independent outputs with true zero-ppm accuracy across 0.16–710 MHz, eliminating need for multiple fixed-frequency crystals
PCIe Gen 1–4 & SRNS Compliance	Validated 0.11–0.45 ps RMS jitter performance per PCIe Base Spec 4.0, enabling drop-in use in server, storage, and accelerator cards
Per-Output Voltage Control	Each VDDOx supply (1.5/1.8/2.5/3.3 V) powers one output pair, allowing simultaneous interfacing to 1.8 V FPGAs and 3.3 V legacy peripherals
Glitchless Frequency Tuning	1 ppm-step increment/decrement via dedicated pins or I²C, enabling real-time clock margining and adaptive frequency scaling
Programmable Spread Spectrum	Configurable down-spread (0.5–5.0%) and modulation rate (33–63 kHz) on any output to reduce EMI peak emissions by >10 dB

Applications

Ethernet Switch/Routing	PCIe Gen 1–4 Timing
Use Scenario: 1/10 GbE line card requiring synchronous 125 MHz and 156.25 MHz clocks for MAC/PHY and SerDes blocks. IC Role / Device Role / Timing Role: Quad clock generator providing four low-jitter, phase-aligned outputs - two for Ethernet PHYs, one for CPU interface, one for management controller. Use Value: Eliminates four discrete oscillators and reduces board area by 65%; 0.7 ps RMS jitter ensures <10⁻¹² BER in 10GBASE-R links.	Use Scenario: Server motherboard with PCIe Gen 4 x16 slot, M.2 NVMe, and chipset reference clocks. IC Role / Device Role / Timing Role: Common clock source delivering 100 MHz HCSL to PCIe root complex, endpoint, and chipset - compliant with PCIe Gen 4 Common Clock and SRNS specs. Use Value: Meets 0.15–0.45 ps RMS jitter requirement across temperature; eliminates need for separate jitter cleaners or fanout buffers.
Processor & FPGA Clocking	Broadcast Video/Audio Timing
Use Scenario: Xilinx Zynq UltraScale+ MPSoC design needing 50 MHz, 100 MHz, 200 MHz, and 300 MHz clocks for PS, PL, DDR, and video subsystems. IC Role / Device Role / Timing Role: Configurable clock synthesizer generating four independent frequencies with matched propagation delay (<100 ps skew) and programmable phase offsets. Use Value: Enables precise timing alignment between ARM cores, FPGA fabric, and memory interfaces; reduces timing closure effort in Vivado.	Use Scenario: SMPTE 2110 IP video router requiring synchronized 27 MHz, 74.25 MHz, and 148.5 MHz clocks for SDI-to-IP conversion and packetization. IC Role / Device Role / Timing Role: Broadcast-grade timing IC delivering three ultra-low-jitter outputs traceable to GPS-disciplined 10 MHz reference via IN1/IN2. Use Value: 0.7 ps RMS jitter preserves eye diagram integrity; supports SMPTE ST 2059-2 PTP grandmaster synchronization.

Ethernet Switch/Routing

PCIe Gen 1–4 Timing

Use Scenario: 1/10 GbE line card requiring synchronous 125 MHz and 156.25 MHz clocks for MAC/PHY and SerDes blocks.

IC Role / Device Role / Timing Role: Quad clock generator providing four low-jitter, phase-aligned outputs - two for Ethernet PHYs, one for CPU interface, one for management controller.

Use Value: Eliminates four discrete oscillators and reduces board area by 65%; 0.7 ps RMS jitter ensures <10⁻¹² BER in 10GBASE-R links.

Use Scenario: Server motherboard with PCIe Gen 4 x16 slot, M.2 NVMe, and chipset reference clocks.

IC Role / Device Role / Timing Role: Common clock source delivering 100 MHz HCSL to PCIe root complex, endpoint, and chipset - compliant with PCIe Gen 4 Common Clock and SRNS specs.

Use Value: Meets 0.15–0.45 ps RMS jitter requirement across temperature; eliminates need for separate jitter cleaners or fanout buffers.

Processor & FPGA Clocking

Broadcast Video/Audio Timing

Use Scenario: Xilinx Zynq UltraScale+ MPSoC design needing 50 MHz, 100 MHz, 200 MHz, and 300 MHz clocks for PS, PL, DDR, and video subsystems.

IC Role / Device Role / Timing Role: Configurable clock synthesizer generating four independent frequencies with matched propagation delay (<100 ps skew) and programmable phase offsets.

Use Value: Enables precise timing alignment between ARM cores, FPGA fabric, and memory interfaces; reduces timing closure effort in Vivado.

Use Scenario: SMPTE 2110 IP video router requiring synchronized 27 MHz, 74.25 MHz, and 148.5 MHz clocks for SDI-to-IP conversion and packetization.

IC Role / Device Role / Timing Role: Broadcast-grade timing IC delivering three ultra-low-jitter outputs traceable to GPS-disciplined 10 MHz reference via IN1/IN2.

Use Value: 0.7 ps RMS jitter preserves eye diagram integrity; supports SMPTE ST 2059-2 PTP grandmaster synchronization.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D06883-GM	Higher integration: integrated crystal, lower jitter (0.35 ps RMS), but fixed 4-output LVDS-only; no HCSL/CMOS support	Best for space-constrained, crystal-free PCIe Gen 5 designs where output format flexibility is not required	Select when crystal BOM reduction and sub-0.4 ps jitter outweigh need for multi-format outputs and I²C reprogrammability
ICS853S01AG-01	Non-programmable, fixed 100/125/156.25 MHz outputs; higher jitter (1.2 ps RMS); no spread spectrum or phase control	Suitable only for static, cost-sensitive PCIe Gen 1/2 applications with no frequency agility needs	Select only for legacy PCIe add-in cards where firmware updates and EMI tuning are unnecessary

Compared with Si5332A-D06883-GM and ICS853S01AG-01, SI5338M-B04368-GMR uniquely balances field programmability, multi-format output flexibility, and PCIe Gen 4 compliance - making it optimal for evolving high-speed interconnects requiring post-deployment tuning and mixed-voltage interface support.

Availability

SI5338M-B04368-GMR is available at Aetrix Electronics and suitable for Ethernet switch/router, PCIe Gen 1–4 timing, and processor/FPGA clocking applications requiring stable component supply, long-term lifecycle assurance, and full traceability.

Supply support for SI5338M-B04368-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for infrastructure, automotive, and mobile markets.

The Si5338 product line delivers programmable, low-jitter clock generation for high-speed digital systems - designed specifically to replace multiple fixed-frequency oscillators while supporting PCIe, Ethernet, broadcast, and FPGA timing standards.

FAQ

What is the maximum output frequency supported by SI5338M-B04368-GMR in LVPECL format?

The SI5338M-B04368-GMR supports up to 710 MHz on LVPECL outputs, as specified in Table 6 of the datasheet. This capability enables direct clocking of high-speed SerDes lanes (e.g., 710 MHz → 1.42 Gbps NRZ) and satisfies requirements for Fibre Channel and CPRI applications. Operation above 350 MHz requires using Fvco/4 or Fvco/6 synthesis paths per the device's MultiSynth architecture.

Does SI5338M-B04368-GMR support PCIe Gen 4 Common Clock mode?

Yes, SI5338M-B04368-GMR is explicitly validated for PCIe Gen 4 Common Clock mode with 0.15–0.45 ps RMS jitter (Table 12), meeting PCI-SIG Base Specification 4.0 rev. 0.5 requirements. It achieves this using a PLL bandwidth of 2–5 MHz and CDR = 10 MHz, and supports HCSL 100 MHz output directly compatible with Gen 4 root complexes and endpoints.

Can SI5338M-B04368-GMR generate different output voltages simultaneously on its four drivers?

Yes, SI5338M-B04368-GMR supports independent VDDOx supplies (VDDO0–VDDO3) set to 1.5 V, 1.8 V, 2.5 V, or 3.3 V per driver. This allows simultaneous generation of, for example, 1.8 V LVDS for an FPGA transceiver bank and 3.3 V CMOS for a legacy microcontroller - without external level shifters or voltage translators.

How is spread-spectrum clocking configured on SI5338M-B04368-GMR?

Spread-spectrum clocking on SI5338M-B04368-GMR is configured per-output via I²C registers, supporting down-spread only (0.5–5.0% deviation) and modulation rates from 33 to 63 kHz. Configuration requires setting SSC enable bits, spread percentage, and modulation frequency - all accessible through Skyworks' ClockBuilder Pro software or direct register writes.

What reference inputs does SI5338M-B04368-GMR accept, and what are the frequency ranges?

SI5338M-B04368-GMR accepts six reference inputs: differential (IN1/IN2, IN5/IN6) from 5–710 MHz; single-ended CMOS (IN3/IN4) from 5–200 MHz; SSTL/HSTL (IN3/IN4) from 5–350 MHz; and external crystal (8–30 MHz). All inputs support automatic loss-of-signal detection with 2.6–5 µs response time.

SI5338M-B04368-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338M-B04368-GMR FAQ

1.How can I place an order for SI5338M-B04368-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338M-B04368-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338M-B04368-GMR reliable?

The price and inventory of SI5338M-B04368-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338M-B04368-GMR is usually 5 days.

3.What payment methods are accepted for SI5338M-B04368-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338M-B04368-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338M-B04368-GMR?

SI5338M-B04368-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338M-B04368-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338M-B04368-GMR?

For technical support, including SI5338M-B04368-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338M-B04368-GMR requirements.

6.How does Aetrix verify that SI5338M-B04368-GMR is sourced from the original manufacturer or authorized distributors?

All SI5338M-B04368-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338M-B04368-GMR meets industry standards.

7.What is the process for return or replacement of SI5338M-B04368-GMR?

All SI5338M-B04368-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338M-B04368-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338M-B04368-GMR part is unused and in its original packaging.

Return procedure for SI5338M-B04368-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…