Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338M-B04751-GMR

Name: SI5338M-B04751-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5338M-B04751-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338M-B04751-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338M-B04751-GMR.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,198

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338M-B04751-GMR from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C. It replaces up to four crystal oscillators in Ethernet switch/router, PCIe, and FPGA clocking systems.

For engineers reviewing the SI5338M-B04751-GMR datasheet, SI5338M-B04751-GMR pinout, SI5338M-B04751-GMR application, or SI5338M-B04751-GMR equivalent, key selection factors include its MultiSynth™-based any-frequency synthesis (0.16–710 MHz per output), independent output voltage per driver (1.5/1.8/2.5/3.3 V), and support for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats.

Technical Context

The SI5338M-B04751-GMR implements a two-stage PLL architecture: a high-performance integer-N PLL (Stage 1) locks to one of six input references (crystal, CMOS, SSTL/HSTL, or differential), followed by four independent MultiSynth™ fractional-N synthesis blocks (Stage 2) generating each output. Each output supports programmable phase offset (<20 ps steps), frequency increment/decrement (1 ppm steps), and spread-spectrum control (0.5–5.0% spread, 33–63 kHz modulation).

Its functional block includes on-chip OTP NVM for configuration storage, I²C/SMBus interface with interrupt (INTR) signaling, loss-of-lock and loss-of-signal alarms, and external feedback mode for zero-delay operation. Core supply operates at 1.8/2.5/3.3 V with 45 mA typical current draw; output buffers are powered separately (VDDO0–VDDO3) to enable mixed-voltage system interfacing.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps - meets PCIe Gen 3 SRNS and GbE jitter requirements with low deterministic jitter contribution
Output Frequency Range	0.16–710 MHz - covers PCIe reference (100 MHz), Ethernet (125/156.25 MHz), and broadcast video (27/74.25 MHz) clocks
Input Reference Support	8–30 MHz crystal, 5–200 MHz CMOS, 5–350 MHz SSTL/HSTL, 5–710 MHz differential - enables flexible system clock sourcing
Output Formats	LVPECL, LVDS, HCSL, CMOS, SSTL, HSTL - allows direct interface to FPGAs, processors, SerDes, and memory controllers
Supply Voltages	Core: 1.8/2.5/3.3 V; Output buffers: 1.4–3.63 V - supports mixed-signal board-level voltage domains
Operating Temperature	–40 to +85 °C - qualified for industrial and telecom line card environments
Package	24-pin QFN, 4 × 4 mm - space-efficient footprint compatible with automated SMT assembly

Pinout & Package

The SI5338M-B04751-GMR is housed in a 24-lead, 4 × 4 mm QFN package with exposed thermal pad. Pin assignments are fixed per the Si5338 family; no variant-specific redefinition is documented for this part number.

Pin/Terminal	Circuit Role	Design Meaning
IN1/IN2, IN5/IN6	Differential input pairs	Accept 5–710 MHz AC-coupled differential clocks; require external 100 Ω termination
IN3/IN4	Single-ended input pins	Support 5–200 MHz CMOS inputs; VIH/VIL referenced to VDD; internal 20 kΩ pull-up/down resistors
CLK0A/CLK0B–CLK3A/CLK3B	Differential output pairs	Four independent output drivers; each configurable for format, voltage, and slew rate
VDDO0–VDDO3	Output buffer supplies	Independent 1.4–3.63 V rails per output group-enables mixed-voltage clock distribution
SCL/SDA	I²C interface	Standard SMBus-compatible serial bus (up to 400 kHz); supports write-only programming and read-back status
INTR	Interrupt output	Open-drain active-low signal indicating loss-of-lock, loss-of-signal, or PLL unlock events
VDD	Core supply	1.8/2.5/3.3 V ±10%; PSRR optimized for noise-sensitive timing applications
GND / RSVD_GND	Ground connections	Multiple dedicated ground pins and thermal pad ensure low-impedance return path and thermal dissipation

Key Features

Feature	Design Value
MultiSynth™ synthesis	Enables true zero-ppm frequency accuracy on all four outputs without external VCXO or loop filter components
Independent output voltage per driver	Allows simultaneous generation of 1.8 V LVDS for FPGA I/O and 3.3 V CMOS for microcontroller reset clocks on same device
Programmable phase adjustment	±45 ns range in <20 ps steps-supports precise skew alignment across multi-lane SerDes or DDR interfaces
Glitchless frequency tuning	1 ppm step size with pin-controlled increment/decrement-enables dynamic clock scaling without output interruption
Spread-spectrum clocking	Configurable 0.5–5.0% down-spread at 33–63 kHz-reduces EMI peak emissions in dense PCB layouts

Applications

PCIe Gen 3/4 System Clocking	Ethernet Switch Timing
Use Scenario: Providing synchronized 100 MHz common clock to multiple PCIe Gen 3/4 endpoints and root complexes in server backplanes. IC Role / Device Role / Timing Role: Quad-output clock generator delivering PCIe-compliant jitter performance with SRNS validation. Use Value: Eliminates need for four discrete oscillators while meeting PCIe Gen 4 total jitter limit of ≤33.6 ps pk-pk.	Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10 GbE PHYs, packet processors, and switch fabric ASICs. IC Role / Device Role / Timing Role: Any-frequency synthesizer with independent output formatting and voltage control. Use Value: Supports mixed-interface timing (LVDS for PHYs, CMOS for control logic) from a single compact IC.
FPGA and SoC Clock Distribution	Broadcast Video Synchronization
Use Scenario: Supplying multiple clock domains (e.g., 200 MHz AXI, 100 MHz DDR, 50 MHz configuration) to Xilinx Versal or Intel Agilex FPGAs. IC Role / Device Role / Timing Role: Configurable quad clock source with programmable phase offsets and independent output voltages. Use Value: Enables deterministic inter-clock alignment critical for high-speed transceivers and memory interfaces.	Use Scenario: Delivering SMPTE ST 2059-2–compliant 27 MHz, 74.25 MHz, and 148.5 MHz reference clocks to video encoders, decoders, and genlock circuits. IC Role / Device Role / Timing Role: Low-jitter, any-frequency clock generator with stable temperature coefficient (–40 to +85 °C). Use Value: Maintains sub-10 ps cycle-cycle jitter required for frame-accurate video transport over IP networks.

PCIe Gen 3/4 System Clocking

Ethernet Switch Timing

Use Scenario: Providing synchronized 100 MHz common clock to multiple PCIe Gen 3/4 endpoints and root complexes in server backplanes.

IC Role / Device Role / Timing Role: Quad-output clock generator delivering PCIe-compliant jitter performance with SRNS validation.

Use Value: Eliminates need for four discrete oscillators while meeting PCIe Gen 4 total jitter limit of ≤33.6 ps pk-pk.

Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10 GbE PHYs, packet processors, and switch fabric ASICs.

IC Role / Device Role / Timing Role: Any-frequency synthesizer with independent output formatting and voltage control.

Use Value: Supports mixed-interface timing (LVDS for PHYs, CMOS for control logic) from a single compact IC.

FPGA and SoC Clock Distribution

Broadcast Video Synchronization

Use Scenario: Supplying multiple clock domains (e.g., 200 MHz AXI, 100 MHz DDR, 50 MHz configuration) to Xilinx Versal or Intel Agilex FPGAs.

IC Role / Device Role / Timing Role: Configurable quad clock source with programmable phase offsets and independent output voltages.

Use Value: Enables deterministic inter-clock alignment critical for high-speed transceivers and memory interfaces.

Use Scenario: Delivering SMPTE ST 2059-2–compliant 27 MHz, 74.25 MHz, and 148.5 MHz reference clocks to video encoders, decoders, and genlock circuits.

IC Role / Device Role / Timing Role: Low-jitter, any-frequency clock generator with stable temperature coefficient (–40 to +85 °C).

Use Value: Maintains sub-10 ps cycle-cycle jitter required for frame-accurate video transport over IP networks.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D06181-GM	Higher integration: integrated crystal, lower jitter (0.35 ps RMS), supports up to 10 outputs; requires different programming flow	Targeted at ultra-low-jitter 5G infrastructure and optical transport where crystal-free design reduces BOM count	Select when crystal integration, tighter jitter, or >4 outputs are required; not drop-in compatible due to pinout and register map differences
ICS853S01AGI-01LFT	Fixed-frequency, non-programmable quad LVDS clock fanout buffer; 0.9 ps RMS jitter; no I²C interface or frequency synthesis	Used in cost-sensitive, static-clocking applications like legacy storage controllers or display interfaces	Select only for simple fanout where frequency flexibility and programmability are unnecessary; requires external oscillator

Compared with Si5332A-D06181-GM and ICS853S01AGI-01LFT, the SI5338M-B04751-GMR uniquely balances field-programmability, wide frequency coverage, and PCIe Gen 4 compliance in a compact QFN-making it optimal for reconfigurable compute and networking platforms requiring post-silicon clock tuning.

Availability

SI5338M-B04751-GMR is available at Aetrix Electronics and suitable for Ethernet switch/router, PCIe Gen 3/4 add-in cards, and FPGA-based prototyping platforms requiring stable component supply, long-term lifecycle assurance, and full traceability.

Supply support for SI5338M-B04751-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.

The Si5338 product line was designed specifically for high-performance, software-configurable clock generation in data center, telecom, and broadcast equipment-emphasizing jitter performance, multi-format output flexibility, and field-reprogrammability via I²C.

FAQ

What is the primary function of the SI5338M-B04751-GMR?

The SI5338M-B04751-GMR is an I²C-programmable quad clock generator that synthesizes four independent, low-jitter output clocks from a single input reference. Its core function is replacing multiple discrete oscillators in systems requiring flexible, high-precision timing-such as PCIe Gen 4 root complexes and 10 GbE switches-while maintaining 0.7 ps RMS phase jitter and zero-ppm frequency accuracy via MultiSynth™ technology.

Does the SI5338M-B04751-GMR support PCIe Gen 4 timing requirements?

Yes, the SI5338M-B04751-GMR meets PCIe Gen 4 Common Clock jitter specifications with ≤0.45 ps RMS (1.5 MHz–50 MHz band) and ≤33.6 ps pk-pk total jitter when configured per Skyworks AN562 guidelines. It is explicitly validated for PCIe Gen 1/2/3/4 Common Clock and Gen 3 SRNS compliance, using HCSL 100 MHz outputs and appropriate PLL bandwidth settings (2–5 MHz).

Can the SI5338M-B04751-GMR generate different output voltages simultaneously?

Yes, the SI5338M-B04751-GMR supports independent output supply rails (VDDO0–VDDO3), enabling simultaneous generation of LVDS at 1.8 V, HCSL at 3.3 V, and CMOS at 2.5 V on separate output pairs. This capability eliminates level-shifting components in mixed-voltage systems such as FPGA-based accelerators interfacing with both low-voltage transceivers and legacy 3.3 V peripherals.

How is the SI5338M-B04751-GMR programmed and configured?

The SI5338M-B04751-GMR is programmed via its I²C/SMBus-compatible interface using Skyworks' ClockBuilder Pro software, which generates custom configuration files based on user-defined frequencies, formats, and features. Configuration is stored in on-chip OTP NVM, allowing autonomous startup. Pin-strapped modes and hardware control (PINC/FDEC) also support real-time frequency adjustment without host intervention.

What package type and thermal characteristics does the SI5338M-B04751-GMR have?

The SI5338M-B04751-GMR uses a 24-pin QFN package measuring 4 × 4 mm with exposed thermal pad. Its thermal resistance is θJA = 37 °C/W (still air) and θJC = 10 °C/W, supporting continuous operation at full load across –40 to +85 °C ambient. The package is RoHS-compliant and qualified to JEDEC J-STD-020 reflow standards (peak 260 °C).

SI5338M-B04751-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338M-B04751-GMR FAQ

1.How can I place an order for SI5338M-B04751-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338M-B04751-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338M-B04751-GMR reliable?

The price and inventory of SI5338M-B04751-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338M-B04751-GMR is usually 5 days.

3.What payment methods are accepted for SI5338M-B04751-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338M-B04751-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338M-B04751-GMR?

SI5338M-B04751-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338M-B04751-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338M-B04751-GMR?

For technical support, including SI5338M-B04751-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338M-B04751-GMR requirements.

6.How does Aetrix verify that SI5338M-B04751-GMR is sourced from the original manufacturer or authorized distributors?

All SI5338M-B04751-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338M-B04751-GMR meets industry standards.

7.What is the process for return or replacement of SI5338M-B04751-GMR?

All SI5338M-B04751-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338M-B04751-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338M-B04751-GMR part is unused and in its original packaging.

Return procedure for SI5338M-B04751-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…