Skyworks Solutions Inc. SI5338M-B04828-GM
- Part No.:
- SI5338M-B04828-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338M-B04828-GM.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:4,866
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338M-B04828-GM from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 and SRNS-compliant timing, and operation from 1.8/2.5/3.3 V core supply in a 4 × 4 mm 24-QFN package. It replaces up to four crystal oscillators in high-speed serial interface clocking.
For engineers reviewing the SI5338M-B04828-GM datasheet, SI5338M-B04828-GM pinout, SI5338M-B04828-GM application, or SI5338M-B04828-GM equivalent, key selection criteria include PCIe Gen 4 common-clock jitter compliance (0.15–0.45 ps RMS), independent output voltage per driver (1.5/1.8/2.5/3.3 V), MultiSynth™ frequency synthesis resolution (1 ppb), spread-spectrum control (0.5–5.0% deviation), and loss-of-lock/loss-of-signal alarm support.
Technical Context
The SI5338M-B04828-GM implements a two-stage PLL architecture: a high-stability integer-N PLL (Stage 1) locks to one of six input references (crystal, CMOS, SSTL/HSTL, or differential), followed by four independent MultiSynth™ fractional-N synthesizers (Stage 2) generating outputs from 0.16 MHz to 710 MHz. Each output supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats with programmable slew rate and termination.
It features I²C/SMBus-compatible configuration, on-chip OTP NVM for factory programming, independent phase adjustment (<20 ps steps), glitchless frequency increment/decrement (1 ppm steps), and external feedback mode enabling zero-delay operation. The device supports simultaneous dual high-frequency outputs (Fvco/4 and Fvco/6) above 350 MHz with strict skew control (≤100 ps).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps - meets PCIe Gen 4 common-clock jitter spec (0.15–0.45 ps RMS) under defined test conditions |
| Output Frequency Range | 0.16–710 MHz - supports LVPECL/LVDS (≤710 MHz), HCSL (≤250 MHz), CMOS (≤200 MHz), SSTL/HSTL (≤350 MHz) |
| Synthesis Resolution | 1 ppb - enables true zero-ppm accuracy across all four outputs via fractional-N MultiSynth™ |
| Input Reference Options | Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz) - flexible clock sourcing |
| Supply Voltages | VDD = 1.8/2.5/3.3 V ±10%; VDDOx = 1.4–3.63 V - independent output buffer voltage per channel |
| Operating Temperature | –40 °C to +85 °C - qualified for industrial and telecom line card environments |
| Package | 24-pin QFN, 4 × 4 mm - space-efficient footprint with exposed thermal pad for thermal management |
Pinout & Package
SI5338M-B04828-GM uses a 24-lead QFN package (4 × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are validated per Skyworks Si5338 Rev. 1.6 datasheet, page 33 (Pin Descriptions) and page 37 (Device Pinout by Part Number).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2, IN5, IN6 | Differential input pairs | Accept 5–710 MHz AC-coupled differential clocks; require external 100 Ω termination |
| IN3, IN4 | Single-ended input pins | Support 5–200 MHz CMOS, 5–350 MHz SSTL/HSTL with DC coupling |
| CLK0A/CLK0B – CLK3A/CLK3B | Differential output pairs | Four independent output drivers; each configurable as LVPECL/LVDS/HCSL/CML with selectable VDDO |
| VDDO0–VDDO3 | Output buffer supplies | Independent 1.5/1.8/2.5/3.3 V rails per output bank - enables mixed-voltage system interfacing |
| SCL, SDA, INTR | I²C interface & status | SCL/SDA: SMBus-compatible programming; INTR: open-drain interrupt for LOS/LOL events |
| VDD, GND, RSVD_GND | Power & ground | VDD: single-core supply (1.8/2.5/3.3 V); RSVD_GND: reserved ground pin for layout decoupling |
Key Features
| Feature | Design Value |
|---|---|
| Independent output voltage per driver | Each of four output banks supports 1.5 V, 1.8 V, 2.5 V, or 3.3 V - eliminates level-shifting ICs in multi-voltage FPGA/ASIC systems |
| Programmable spread spectrum | Configurable deviation (0.5–5.0%), modulation rate (33–63 kHz), and center/down-spread mode - reduces EMI without hardware changes |
| Glitchless frequency tuning | 1 ppm step size with pin-controlled increment/decrement - enables real-time clock rate adaptation in packet-switched networks |
| Sub-20 ps phase adjustment | ±45 ns range in <20 ps steps per output - supports precise skew alignment for SerDes CDR lock and DDR timing closure |
| Loss-of-signal & loss-of-lock alarms | Dedicated INTR pin asserts on input failure or PLL unlock - enables autonomous system fault recovery without host polling |
Applications
| PCIe Gen 4 Switch Clocking | Ethernet Switch Timing |
|---|---|
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ASICs in a data center top-of-rack switch. IC Role / Device Role / Timing Role: Quad-output common-clock generator delivering four low-jitter (0.15–0.45 ps RMS) HCSL clocks compliant with PCIe Gen 4 SRNS specification. Use Value: Eliminates four discrete oscillators while maintaining sub-0.5 ps RMS jitter margin required for 16 GT/s link stability. | Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10/25 GbE PHYs and MACs in carrier-grade Ethernet switches. IC Role / Device Role / Timing Role: Any-frequency synthesizer producing three independent frequencies from a single 25 MHz crystal reference. Use Value: Reduces BOM count and board area versus discrete XO + divider solutions; supports IEEE 802.3bj/ck jitter requirements. |
| Broadcast Video Sync Generator | FPGA-Based Video Processing |
Use Scenario: Delivering SMPTE ST 2082 (12G-SDI) 594 MHz and ST 2081 (6G-SDI) 297 MHz clocks plus auxiliary 27 MHz and 74.25 MHz signals in broadcast camera control units. IC Role / Device Role / Timing Role: Quad clock generator with differential LVPECL outputs and independent phase offset per channel. Use Value: Enables frame-accurate genlock across multiple video paths using programmable sub-20 ps phase alignment. | Use Scenario: Supplying 300 MHz transceiver reference, 150 MHz logic clock, 100 MHz DDR4 controller clock, and 25 MHz configuration clock to Xilinx Versal ACAP in broadcast infrastructure. IC Role / Device Role / Timing Role: Configurable buffer and level translator with independent VDDO per output bank (1.8 V, 2.5 V, 3.3 V). Use Value: Removes need for external level shifters and fanout buffers; simplifies power domain partitioning on dense FPGA carrier boards. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D06889-GM | Higher integration: includes integrated crystal, lower jitter (0.35 ps RMS), supports up to 10 outputs, but larger 32-QFN package | Preferred for space-constrained designs requiring ultra-low jitter and crystal integration; not drop-in compatible due to pinout and register map differences | Select when crystal integration and <0.4 ps RMS jitter are mandatory; requires PCB redesign and firmware update |
| ICS853S02AGT | Fixed-frequency, non-programmable quad LVDS clock generator; no I²C interface; 1.2 ps RMS jitter; 3.3 V only; 24-TSSOP package | Suitable for cost-sensitive, static-clock applications where frequency flexibility is unnecessary | Choose for legacy designs with fixed 100/125/156.25 MHz outputs and no requirement for dynamic reconfiguration |
Compared with Si5332A-D06889-GM and ICS853S02AGT, the SI5338M-B04828-GM offers optimal balance of programmability, jitter performance, and pin-compatible upgrade path within the Si5338 family-enabling field-upgradable timing without hardware change, unlike the fixed-function ICS853S02AGT, and avoiding the larger footprint and higher cost of the Si5332A.
Availability
SI5338M-B04828-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 switch clocking, Ethernet switch timing, and broadcast video sync generation requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for SI5338M-B04828-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.
The Si5338 product line delivers programmable any-frequency clock generation for high-speed serial interfaces, designed specifically to replace multiple crystal oscillators and simplify timing architecture in PCIe, Ethernet, and broadcast video systems.
FAQ
What is the maximum output frequency supported by SI5338M-B04828-GM in LVPECL format?
The SI5338M-B04828-GM supports LVPECL output frequencies up to 710 MHz, as confirmed in Table 6 of the Skyworks Si5338 Rev. 1.6 datasheet. This capability applies when operating in differential mode with appropriate load termination and VDDO ≥ 2.5 V. Frequencies above 350 MHz are limited to two unique outputs simultaneously (Fvco/4 and Fvco/6), and jitter performance remains within PCIe Gen 4 specification limits at these rates.
Does SI5338M-B04828-GM support PCIe Gen 4 Separate Reference No Spread (SRNS) mode?
Yes, SI5338M-B04828-GM is explicitly SRNS-compliant per PCIe Gen 3 specifications and supports Gen 4 common-clock timing. Its measured RMS jitter is 0.11–0.32 ps RMS in SRNS mode (PLL BW 2–5 MHz, CDR = 10 MHz), satisfying the ≤0.32 ps RMS requirement. The device achieves this via its low-noise MultiSynth™ architecture and configurable loop bandwidth.
Can SI5338M-B04828-GM generate four different output frequencies simultaneously?
Yes, SI5338M-B04828-GM synthesizes four independent frequencies simultaneously using its four dedicated MultiSynth™ engines. Each output supports any frequency from 0.16 MHz to 710 MHz (format-dependent), with true zero-ppm precision enabled by fractional-N synthesis and on-chip OTP calibration. Configuration is performed via I²C or pre-programmed during manufacturing.
What input reference options does SI5338M-B04828-GM support?
SI5338M-B04828-GM accepts six input reference types: external crystal (8–30 MHz), CMOS (5–200 MHz), SSTL (5–350 MHz), HSTL (5–350 MHz), and differential (5–710 MHz) on pins IN1/IN2, IN5/IN6. Input flexibility allows direct connection to FPGA clocks, SERDES references, or crystals without external conditioning circuitry.
Is SI5338M-B04828-GM pin-compatible with other Si5338 variants?
Yes, SI5338M-B04828-GM shares the identical 24-QFN package, pinout, and register map with all Si5338 family members (e.g., Si5338A/B/C/D/E/F/G/H/M). This enables hardware reuse across configurations-only firmware programming differs. Pin compatibility is documented in Skyworks Si5338 datasheet section 8 ("Device Pinout by Part Number") and confirmed across Rev. 1.6.
SI5338M-B04828-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338M-B04828-GM FAQ
1.How can I place an order for SI5338M-B04828-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338M-B04828-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338M-B04828-GM reliable?
The price and inventory of SI5338M-B04828-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338M-B04828-GM is usually 5 days.
3.What payment methods are accepted for SI5338M-B04828-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338M-B04828-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338M-B04828-GM?
SI5338M-B04828-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338M-B04828-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338M-B04828-GM?
For technical support, including SI5338M-B04828-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338M-B04828-GM requirements.
6.How does Aetrix verify that SI5338M-B04828-GM is sourced from the original manufacturer or authorized distributors?
All SI5338M-B04828-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338M-B04828-GM meets industry standards.
7.What is the process for return or replacement of SI5338M-B04828-GM?
All SI5338M-B04828-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338M-B04828-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338M-B04828-GM part is unused and in its original packaging.
Return procedure for SI5338M-B04828-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338M-B04828-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

