Skyworks Solutions Inc. SI5338M-B04914-GM
- Part No.:
- SI5338M-B04914-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338M-B04914-GM.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:3,570
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338M-B04914-GM from Skyworks Solutions is a quad-output, I²C-programmable clock generator with MultiSynth™ frequency synthesis. It delivers four independent, any-frequency outputs (0.16–710 MHz) with 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and support for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL output formats. It serves as a drop-in replacement for up to four crystal oscillators in high-speed serial interface timing.
For engineers reviewing the SI5338M-B04914-GM datasheet, SI5338M-B04914-GM pinout, SI5338M-B04914-GM application, or SI5338M-B04914-GM equivalent, key selection criteria include differential output jitter performance at 125 MHz (0.7 ps RMS), PCIe Gen 4 common-clock RMS jitter (0.15–0.45 ps), independent per-output voltage control (1.5/1.8/2.5/3.3 V), and 24-QFN package compatibility with PCB land pattern per JEDEC MO-220.
Technical Context
The SI5338M-B04914-GM implements a two-stage PLL architecture: a high-stability reference stage followed by four independent MultiSynth™ fractional-N synthesis blocks. Each output path includes programmable divider chains (R, P, M), configurable output drivers, and per-channel phase/frequency increment/decrement control with <20 ps step accuracy.
It supports flexible reference inputs - external crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or differential (5–710 MHz) - and enables zero-delay mode via external feedback. Loss-of-lock and loss-of-signal alarms provide real-time status monitoring over the I²C/SMBus interface.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count & type | 4 differential clock outputs (CLK0A/B through CLK3A/B); supports up to 8 single-ended or mixed configurations |
| Frequency range | 0.16–710 MHz per output; integer/fractional synthesis with 1 ppb resolution |
| Phase jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz), measured at 125 MHz LVDS output with 25 MHz crystal reference |
| PCIe compliance | Gen 1/2/3/4 Common Clock; Gen 3 SRNS compliant; 0.11–0.32 ps RMS jitter in SRNS mode |
| Supply & power | 1.8/2.5/3.3 V core supply; 45 mA typical core current at 100 MHz on all outputs and 25 MHz refclk |
| Operating temperature | –40 °C to +85 °C ambient; qualified per industrial-grade reliability standards |
| Package | 24-pin QFN, 4 mm × 4 mm, 0.5 mm pitch, exposed thermal pad |
Pinout & Package
SI5338M-B04914-GM uses a 24-lead QFN package (4 mm × 4 mm, 0.5 mm pitch) with an exposed thermal pad. Pin assignments are fixed per Skyworks Si5338 family layout and validated for signal integrity in high-speed clock distribution.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CLK0A / CLK0B | Differential output pair 0 | LVPECL/LVDS/HCSL/CML-capable; independently configurable frequency, format, and VDDO0 voltage |
| CLK1A / CLK1B | Differential output pair 1 | Same configurability as CLK0; supports phase offset adjustment with <20 ps step resolution |
| CLK2A / CLK2B | Differential output pair 2 | Programmable spread spectrum (0.5–5.0% spread, 33–63 kHz modulation rate) enabled per output |
| CLK3A / CLK3B | Differential output pair 3 | Supports zero-delay mode when used with external feedback path; loss-of-signal alarm monitoring |
| IN1 / IN2, IN5 / IN6 | Differential reference inputs | Accept 5–710 MHz differential clocks; internal 100 Ω termination; optimized for low-jitter slew rate (>0.3 V/ns) |
| IN3 / IN4 | Single-ended reference inputs | Accept 5–200 MHz CMOS-level signals; 20 kΩ input resistance; compatible with crystal oscillator buffers |
| SCL / SDA | I²C/SMBus programming interface | Standard 100/400 kHz operation; supports ClockBuilder Pro configuration and field reprogramming |
| INTR | Interrupt output | Open-drain status indicator for loss-of-lock, loss-of-signal, or configuration error events |
| VDD, VDDO0–VDDO3 | Power supplies | VDD = core (1.8/2.5/3.3 V); VDDOx = per-output buffer supply (1.5/1.8/2.5/3.3 V) |
| GND / RSVD_GND | Ground terminals | Multiple GND pins including dedicated reserved ground for noise isolation; thermal pad must be soldered |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis engine | Four independent fractional-N synthesizers enabling true zero-ppm frequency accuracy across all outputs |
| Per-output voltage control | Each of four output banks (VDDO0–VDDO3) supports 1.5 V, 1.8 V, 2.5 V, or 3.3 V logic levels - eliminates level-shifting components |
| Glitchless frequency tuning | Independent frequency increment/decrement via pin or I²C with 1 ppm step size and sub-ns update latency |
| Programmable phase alignment | ±45 ns initial phase offset and <20 ps fine-step adjustment per output - critical for SerDes skew management |
| Spread spectrum capability | Configurable SSC on any output: 5–350 MHz range, 0.5–5.0% spread depth, 33–63 kHz modulation rate - reduces EMI peak emissions |
| Robust status monitoring | Dedicated INTR pin reports loss-of-lock, loss-of-signal, and configuration errors - enables autonomous system fault recovery |
Applications
| PCIe Gen 4 Switch Timing | Ethernet Switch/Routing |
|---|---|
Use Scenario: High-density 1U switch chassis requiring synchronized 100 MHz reference clocks for multiple PCIe Gen 4 x16 slots and 10 GbE PHYs. IC Role / Device Role / Timing Role: Quad-output clock generator providing four independent, low-jitter 100 MHz HCSL clocks - one per switch ASIC and three for upstream/downstream SerDes lanes. Use Value: Meets PCIe Gen 4 common-clock RMS jitter spec (≤0.45 ps) while eliminating four discrete oscillators and reducing board area by >60%. |
Use Scenario: Carrier-grade Ethernet aggregation switch supporting 1 GbE and 10 GbE line cards with strict IEEE 1588 PTP synchronization requirements. IC Role / Device Role / Timing Role: Frequency translator generating 125 MHz (10 GbE), 25 MHz (PTP timestamping), and 156.25 MHz (SFP+ reference) from a single 25 MHz crystal input. Use Value: Achieves <0.7 ps RMS jitter across all outputs, enabling sub-100 ns time-stamp accuracy without external jitter cleaners. |
| Broadcast Video Timing | FPGA-Based Video Processing |
Use Scenario: SMPTE ST 2082-1 (12G-SDI) video router requiring ultra-low-jitter 74.25 MHz and 148.5 MHz pixel clocks with precise phase alignment. IC Role / Device Role / Timing Role: Quad-output generator delivering synchronized 74.25 MHz (CLK0), 148.5 MHz (CLK1), and two auxiliary clocks (CLK2/CLK3) with programmable phase offsets. Use Value: Phase step resolution <20 ps ensures inter-frame timing stability within ±1 LSB of 12G-SDI eye diagram margin. |
Use Scenario: High-throughput FPGA-based video encoder with MIPI CSI-2, HDMI 2.1, and DDR4 memory interfaces - each demanding distinct, phase-aligned clocks. IC Role / Device Role / Timing Role: Configurable clock source generating 400 MHz (DDR4), 371.25 MHz (HDMI TMDS), and 1 GHz (FPGA fabric) from a 25 MHz crystal, using independent output formats (LVDS, CML, HCSL). Use Value: Eliminates need for separate clock ICs per interface; per-output voltage control matches exact I/O standards without external regulators. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-output programmable clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D06889-GM | Higher integration: 8 outputs, integrated crystal, lower jitter (0.35 ps RMS), but larger 32-QFN package | Preferred for new designs needing >4 outputs or crystal-less BOM simplification; not pin-compatible | Select when board space allows 32-QFN and jitter budget is <0.4 ps RMS; requires ClockBuilder Desktop reconfiguration |
| ICS8430I-01T | Fixed-function 4-output LVDS generator; no I²C programmability; 1.2 ps RMS jitter; 3.3 V only | Limited to static frequency sets; no spread spectrum or phase tuning; suitable only for cost-sensitive, non-reconfigurable systems | Choose only if design requires zero reprogramming, fixed 100/125/156.25/200 MHz outputs, and jitter tolerance ≥1.0 ps RMS |
Compared with Si5332A-D06889-GM and ICS8430I-01T, the SI5338M-B04914-GM uniquely balances field-programmability, PCIe Gen 4 compliance, and 24-QFN footprint - making it optimal for space-constrained, multi-standard platforms requiring post-silicon clock tuning.
Availability
SI5338M-B04914-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet routing, broadcast video synchronization, and FPGA-based video processing requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for SI5338M-B04914-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog semiconductors, specializing in RF, mobile, infrastructure, and timing solutions with over 30 years of RF and precision clock innovation.
The Si5338 product line was engineered for high-speed serial interface timing in datacenter, telecom, and broadcast equipment - delivering programmable, low-jitter clock synthesis in compact QFN packages for PCIe, Ethernet, and video applications.
FAQ
What is the maximum output frequency supported by the SI5338M-B04914-GM?
The SI5338M-B04914-GM supports up to 710 MHz on LVPECL/LVDS/CML outputs, 350 MHz on SSTL/HSTL, 250 MHz on HCSL, and 200 MHz on CMOS. Frequencies above 350 MHz are limited to two unique values simultaneously (Fvco/4 and Fvco/6) due to VCO architecture constraints. All outputs maintain ≤0.7 ps RMS jitter at 125 MHz per Skyworks characterization.
Does the SI5338M-B04914-GM support PCIe Gen 4 Common Clock compliance?
Yes, the SI5338M-B04914-GM meets PCIe Gen 4 Common Clock RMS jitter specifications (0.15–0.45 ps) when configured with PLL bandwidth of 2–5 MHz and CDR = 10 MHz. This compliance is verified per PCI Express Base Specification 4.0 rev. 0.5 and confirmed using the Skyworks PCIe Clock Jitter Tool.
Can the SI5338M-B04914-GM generate different output voltages on each channel?
Yes - the SI5338M-B04914-GM provides independent VDDO0 through VDDO3 supplies, each configurable for 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This enables direct interfacing with mixed-voltage SerDes, FPGA I/O banks, and memory controllers without external level shifters.
How is the SI5338M-B04914-GM programmed in-system?
The SI5338M-B04914-GM is programmed via its I²C/SMBus interface (SCL/SDA pins) using Skyworks' ClockBuilder Pro software. Configuration can be stored in on-chip OTP NVM for power-on initialization, or dynamically updated during operation for frequency/phase tuning without reset.
What reference inputs does the SI5338M-B04914-GM accept?
The SI5338M-B04914-GM accepts eight reference sources: differential (IN1/IN2, IN5/IN6, 5–710 MHz), single-ended CMOS (IN3/IN4, 5–200 MHz), SSTL/HSTL (5–350 MHz), and external crystal (8–30 MHz). Input flexibility enables use with XO, XO-buffered, or high-speed differential sources.
SI5338M-B04914-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338M-B04914-GM FAQ
1.How can I place an order for SI5338M-B04914-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338M-B04914-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338M-B04914-GM reliable?
The price and inventory of SI5338M-B04914-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338M-B04914-GM is usually 5 days.
3.What payment methods are accepted for SI5338M-B04914-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338M-B04914-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338M-B04914-GM?
SI5338M-B04914-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338M-B04914-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338M-B04914-GM?
For technical support, including SI5338M-B04914-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338M-B04914-GM requirements.
6.How does Aetrix verify that SI5338M-B04914-GM is sourced from the original manufacturer or authorized distributors?
All SI5338M-B04914-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338M-B04914-GM meets industry standards.
7.What is the process for return or replacement of SI5338M-B04914-GM?
All SI5338M-B04914-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338M-B04914-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338M-B04914-GM part is unused and in its original packaging.
Return procedure for SI5338M-B04914-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338M-B04914-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

