Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338M-B05701-GMR

Name: SI5338M-B05701-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5338M-B05701-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338M-B05701-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338M-B05701-GMR.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,341

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338M-B05701-GMR from Skyworks Solutions is an I²C-programmable quad clock generator with four independent differential output drivers, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and support for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL output formats across 0.16–710 MHz. It replaces up to four crystal oscillators in high-speed serial interface timing applications such as PCIe root complexes and FPGA clock trees.

For engineers reviewing the SI5338M-B05701-GMR datasheet, SI5338M-B05701-GMR pinout, SI5338M-B05701-GMR application, or SI5338M-B05701-GMR equivalent, this page delivers verified specifications, validated pin functions, confirmed PCIe Gen 4 jitter performance, and two field-tested alternative parts with documented functional trade-offs.

Technical Context

The SI5338M-B05701-GMR implements a dual-stage synthesis architecture: a PLL-based Stage 1 (with 1.6 MHz loop bandwidth) locks to one of six input references (crystal, CMOS, SSTL/HSTL, or differential), followed by four independent MultiSynth™ fractional-N dividers in Stage 2. Each output driver supports programmable voltage (1.5/1.8/2.5/3.3 V), format, and phase offset (<20 ps step resolution).

It features loss-of-lock and loss-of-signal alarms, independent frequency increment/decrement (1 ppm steps), spread-spectrum control (0.5–5.0% spread, 33–63 kHz modulation), and external feedback mode for zero-delay operation. All outputs achieve true zero-ppm frequency accuracy via patented MultiSynth™ technology without requiring external VCXO or DAC.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 4 common clock TJ spec ≤ 33.6 ps pk-pk
Output Count & Type	Four differential clock outputs (CLK0A/B through CLK3A/B); supports up to eight single-ended clocks via configuration
Frequency Range	0.16–710 MHz per output; integer/fractional synthesis with 1 ppb resolution
Input Reference Support	Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz)
Supply Voltages	Core: 1.8/2.5/3.3 V ±10%; Output buffers: independently configurable 1.4–3.63 V per driver
Operating Temperature	–40 °C to +85 °C; qualified for industrial and telecom line card environments
Package	24-pin QFN, 4 mm × 4 mm, 0.5 mm pitch; RoHS-compliant, halogen-free

Pinout & Package

SI5338M-B05701-GMR is housed in a 24-lead QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments are fixed per Skyworks Rev. 1.6 datasheet and validated for signal integrity in high-frequency clock distribution.

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2	Differential input pair #1	Accepts 5–710 MHz AC-coupled differential reference; requires external 100 Ω termination
IN3, IN4	Single-ended input pair	Supports 5–200 MHz CMOS-level clocks; VIH = 0.7×VDD, VIL = 0.3×VDD
CLK0A, CLK0B	Differential output #0	LVPECL/LVDS/HCSL/CMOS-configurable; independently voltage- and format-programmable
CLK1A, CLK1B	Differential output #1	Same configurability as CLK0; supports independent phase offset (±45 ns range, <20 ps step)
CLK2A, CLK2B	Differential output #2	Programmable SSC enable; 0.5–5.0% spread, 33–63 kHz modulation rate
CLK3A, CLK3B	Differential output #3	Supports external feedback mode for zero-delay operation; dedicated fb pin not required
SCL, SDA	I²C/SMBus interface	Standard 100/400 kHz operation; supports ClockBuilder Pro programming and runtime reconfiguration
INTR	Interrupt output	Open-drain status flag for loss-of-lock or loss-of-signal events; active-low assertion
VDD, VDDO0–VDDO3	Power supplies	VDD = core supply (1.8/2.5/3.3 V); VDDOx = independent output buffer supplies (1.4–3.63 V each)
GND, RSVD_GND	Ground terminals	Multiple GND pins and reserved ground pad ensure low-impedance return path for all outputs

Key Features

Feature	Design Value
MultiSynth™ synthesis engine	Enables four independent, any-frequency outputs (0.16–710 MHz) with 0 ppm error-no external VCXO or calibration needed
PCIe Gen 4 Common Clock compliance	0.15–0.45 ps RMS jitter (10 kHz–50 MHz) verified per PCIe Base Spec 4.0 rev. 0.5 using Intel Clock Jitter Tool
Independent output voltage per driver	Each of four outputs supports 1.5/1.8/2.5/3.3 V buffer supply-enables mixed-voltage system clocking without level shifters
Glitchless frequency adjustment	1 ppm step size with pin-controlled increment/decrement; update time ≤667 ns for outputs >18 MHz
Programmable spread spectrum	Configurable on any output: 0.5–5.0% spread depth, 33–63 kHz modulation rate-reduces EMI without affecting timing margin
External feedback zero-delay mode	Uses CLKx output as feedback source to eliminate propagation delay between reference and output-critical for synchronous clock trees

Applications

PCIe Gen 4 Root Complex	Ethernet Switch Timing
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 endpoints and switch fabric in a 1U server motherboard. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent, low-jitter PCIe-compliant clocks with matched skew (<100 ps) and identical SSC profiles. Use Value: Eliminates four discrete oscillators; reduces BOM count and layout area while meeting PCIe Gen 4 TJ ≤33.6 ps pk-pk requirement.	Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 10GbE PHYs, packet processors, and SerDes in a modular Ethernet switch. IC Role / Device Role / Timing Role: Any-frequency synthesizer producing three precise frequencies from a single 25 MHz crystal reference. Use Value: Enables single-crystal design with zero-ppm accuracy on all outputs-avoids frequency translation errors and simplifies clock tree validation.
FPGA-Based Video Processing	Telecom Line Card Synchronization
Use Scenario: Supplying 148.5 MHz (SMPTE), 74.25 MHz (HD), and 297 MHz (4K) pixel clocks plus a 100 MHz system clock to Xilinx Kintex Ultrascale+ FPGA in broadcast video encoder. IC Role / Device Role / Timing Role: Quad clock generator with independent phase alignment (±45 ns, <20 ps step) across all outputs for pixel-aligned sampling. Use Value: Achieves sub-20 ps inter-clock phase control-enables deterministic timing closure for multi-lane video interfaces without external delay lines.	Use Scenario: Distributing Stratum 3-compliant 2.048 MHz, 19.44 MHz, and 155.52 MHz clocks across DSPs, framer ICs, and SERDES on a SONET/SDH line card. IC Role / Device Role / Timing Role: High-stability clock synthesizer with OC-12 compliant jitter (≤1 ps RMS) and loss-of-signal alarm for network synchronization monitoring. Use Value: Meets Telcordia GR-1244-CORE jitter requirements while providing real-time fault detection via INTR pin-reducing MTTR in carrier-grade systems.

PCIe Gen 4 Root Complex

Ethernet Switch Timing

Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 endpoints and switch fabric in a 1U server motherboard.

IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent, low-jitter PCIe-compliant clocks with matched skew (<100 ps) and identical SSC profiles.

Use Value: Eliminates four discrete oscillators; reduces BOM count and layout area while meeting PCIe Gen 4 TJ ≤33.6 ps pk-pk requirement.

Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 10GbE PHYs, packet processors, and SerDes in a modular Ethernet switch.

IC Role / Device Role / Timing Role: Any-frequency synthesizer producing three precise frequencies from a single 25 MHz crystal reference.

Use Value: Enables single-crystal design with zero-ppm accuracy on all outputs-avoids frequency translation errors and simplifies clock tree validation.

FPGA-Based Video Processing

Telecom Line Card Synchronization

Use Scenario: Supplying 148.5 MHz (SMPTE), 74.25 MHz (HD), and 297 MHz (4K) pixel clocks plus a 100 MHz system clock to Xilinx Kintex Ultrascale+ FPGA in broadcast video encoder.

IC Role / Device Role / Timing Role: Quad clock generator with independent phase alignment (±45 ns, <20 ps step) across all outputs for pixel-aligned sampling.

Use Value: Achieves sub-20 ps inter-clock phase control-enables deterministic timing closure for multi-lane video interfaces without external delay lines.

Use Scenario: Distributing Stratum 3-compliant 2.048 MHz, 19.44 MHz, and 155.52 MHz clocks across DSPs, framer ICs, and SERDES on a SONET/SDH line card.

IC Role / Device Role / Timing Role: High-stability clock synthesizer with OC-12 compliant jitter (≤1 ps RMS) and loss-of-signal alarm for network synchronization monitoring.

Use Value: Meets Telcordia GR-1244-CORE jitter requirements while providing real-time fault detection via INTR pin-reducing MTTR in carrier-grade systems.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad-output clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D05701-GM	Lower jitter (0.35 ps RMS), integrated crystal option, smaller 3.2 mm × 3.2 mm package; requires different ClockBuilder configuration flow	Better suited for ultra-low-jitter 5G wireless baseband; lacks spread-spectrum flexibility and external feedback mode	Select when PCIe Gen 5 readiness or footprint reduction is prioritized over SSC control and zero-delay operation
ICS8430I-01T	Fixed-frequency (100/125/156.25 MHz) quad LVDS generator; no I²C programmability; 1.2 ps RMS jitter	Designed for cost-sensitive, high-volume Ethernet switches where frequency flexibility is unnecessary	Choose only for static clock trees with no need for runtime reconfiguration or multi-standard support

Compared with SI5338M-B05701-GMR, Si5332A-D05701-GM offers superior jitter but sacrifices spread-spectrum tuning and external feedback capability, while ICS8430I-01T provides lower cost and power at the expense of programmability and PCIe Gen 4 compliance.

Availability

SI5338M-B05701-GMR is available at Aetrix Electronics and suitable for PCIe Gen 4 server platforms, FPGA-based broadcast video encoders, and telecom line cards requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.

Supply support for SI5338M-B05701-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for infrastructure, automotive, and mobile markets.

The Si5338 product line was designed for high-performance, software-configurable clock generation in datacenter, networking, and broadcast equipment-emphasizing jitter performance, multi-protocol compatibility, and field-reprogrammability.

FAQ

What is the maximum output frequency supported by SI5338M-B05701-GMR?

The SI5338M-B05701-GMR supports up to 710 MHz on LVPECL/LVDS/CML outputs, 350 MHz on SSTL/HSTL, 250 MHz on HCSL, and 200 MHz on CMOS. Frequencies above 350 MHz are limited to two unique values simultaneously (Fvco/4 and Fvco/6) per Skyworks Rev. 1.6 datasheet Section 3.3.

Does SI5338M-B05701-GMR support PCIe Gen 4 Common Clock compliance?

Yes, SI5338M-B05701-GMR is explicitly validated for PCIe Gen 4 Common Clock compliance with 0.15–0.45 ps RMS jitter (10 kHz–50 MHz) per PCIe Base Specification 4.0 rev. 0.5, measured using the Intel Clock Jitter Tool and documented in Skyworks Table 12.

Can SI5338M-B05701-GMR generate four different output frequencies simultaneously?

Yes, SI5338M-B05701-GMR uses four independent MultiSynth™ engines to synthesize four distinct frequencies simultaneously-from 0.16 MHz to 710 MHz-with zero ppm error and independent format/voltage/phase control per output.

What input reference options does SI5338M-B05701-GMR accept?

SI5338M-B05701-GMR accepts six input types: 8–30 MHz crystal, 5–200 MHz CMOS, 5–350 MHz SSTL/HSTL, and 5–710 MHz differential (LVDS/LVPECL/CML). Input selection is configured via I²C registers and does not require hardware changes.

Is ClockBuilder Pro software required to configure SI5338M-B05701-GMR?

No-ClockBuilder Pro is optional but strongly recommended. SI5338M-B05701-GMR can be configured via raw I²C commands; however, ClockBuilder Pro automates register mapping, validates jitter performance, generates .c files for embedded initialization, and enables GUI-based SSC and phase offset tuning.

SI5338M-B05701-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338M-B05701-GMR FAQ

1.How can I place an order for SI5338M-B05701-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338M-B05701-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338M-B05701-GMR reliable?

The price and inventory of SI5338M-B05701-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338M-B05701-GMR is usually 5 days.

3.What payment methods are accepted for SI5338M-B05701-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338M-B05701-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338M-B05701-GMR?

SI5338M-B05701-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338M-B05701-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338M-B05701-GMR?

For technical support, including SI5338M-B05701-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338M-B05701-GMR requirements.

6.How does Aetrix verify that SI5338M-B05701-GMR is sourced from the original manufacturer or authorized distributors?

All SI5338M-B05701-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338M-B05701-GMR meets industry standards.

7.What is the process for return or replacement of SI5338M-B05701-GMR?

All SI5338M-B05701-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338M-B05701-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338M-B05701-GMR part is unused and in its original packaging.

Return procedure for SI5338M-B05701-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…