Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338M-B05735-GM

Name: SI5338M-B05735-GM
Brand: Skyworks Solutions Inc.
SKU: SI5338M-B05735-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338M-B05735-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338M-B05735-GM.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,503

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338M-B05735-GM from Skyworks Solutions is a quad-output, I²C-programmable clock generator using MultiSynth™ technology to synthesize independent frequencies up to 710 MHz on four differential outputs with 0 ppm precision. It supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats, operates from 1.8/2.5/3.3 V core supply, and delivers 0.7 ps RMS typical phase jitter. It serves as a PCIe Gen 1–4 common clock source in high-speed serial interconnects.

For engineers reviewing the SI5338M-B05735-GM datasheet, SI5338M-B05735-GM pinout, SI5338M-B05735-GM application, or SI5338M-B05735-GM equivalent, key selection criteria include PCIe Gen 4 SRNS compliance, independent per-output voltage (1.5–3.3 V), 4× differential output capability, spread-spectrum control (0.5–5.0% at 33–63 kHz), and programmable phase/frequency adjustment in <20 ps / 1 ppm steps.

Technical Context

The SI5338M-B05735-GM implements a two-stage synthesis architecture: a PLL-based Stage 1 (with 1.6 MHz loop bandwidth) locks to one of six input references (crystal, CMOS, SSTL/HSTL, or differential), followed by four independent MultiSynth™ fractional-N dividers in Stage 2 for precise frequency generation. Each output driver is fully configurable for format, voltage, and termination.

It supports external feedback for zero-delay mode, loss-of-lock and loss-of-signal alarms, and glitchless frequency increment/decrement via dedicated pins or I²C. The device integrates OTP NVM for factory programming and retains configuration across power cycles without external memory.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count & type	4 differential clock outputs (CLK0A/B through CLK3A/B); supports mixed single-ended/differential configurations
Max output frequency	710 MHz (LVPECL/LVDS/CML); 350 MHz (SSTL/HSTL); 250 MHz (HCSL); 200 MHz (CMOS)
Phase jitter (RMS)	0.7 ps typical (12 kHz–20 MHz), compliant with PCIe Gen 3/4 SRNS and GbE jitter requirements
Input reference support	Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz)
Supply voltages	Core: 1.8/2.5/3.3 V ±10%; Output buffers: independently configurable 1.5/1.8/2.5/3.3 V
Package	24-pin QFN, 4 mm × 4 mm, 0.5 mm pitch, exposed thermal pad
Operating temperature	–40 °C to +85 °C ambient, qualified for industrial applications

Pinout & Package

The SI5338M-B05735-GM is housed in a 24-lead QFN package (4 mm × 4 mm) with an exposed thermal pad. Pin assignments follow standard Si5338 top-view layout: IN1/IN2 (differential ref 1), IN3/IN4 (single-ended ref), IN5/IN6 (differential ref 2), CLK0A–CLK3B (four differential output pairs), VDD/VDDOx (core and output supply pins), SCL/SDA/INTR (I²C interface and interrupt), and RSVD_GND (reserved ground).

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2	Differential reference input 1	Accepts AC-coupled 5–710 MHz differential clock; internal 100 Ω termination enabled
IN3, IN4	Single-ended reference inputs	Support CMOS/SSTL/HSTL signals (5–350 MHz); 20 kΩ pull-up/pull-down configurable
CLK0A, CLK0B – CLK3A, CLK3B	Differential clock outputs	Four independent pairs; each supports LVPECL/LVDS/HCSL/CML with per-output VDDO voltage
VDD	Core supply	1.8/2.5/3.3 V ±10%; supplies PLL, logic, and MultiSynth stages
VDDO0–VDDO3	Output buffer supplies	Independent 1.5/1.8/2.5/3.3 V per output pair; enables mixed-voltage system interfacing
SCL, SDA	I²C interface	SMBus-compatible 100/400 kHz; used for configuration, status readback, and runtime tuning
INTR	Interrupt output	Open-drain active-low signal indicating loss-of-lock, loss-of-signal, or alarm condition

Key Features

Feature	Design Value
MultiSynth™ synthesis	Enables four independent, any-frequency outputs (0.16–710 MHz) with true zero ppm accuracy and integer/fractional-N division
PCIe Gen 4 SRNS compliance	Meets 0.11–0.45 ps RMS jitter requirement under Gen 3/4 separate-reference-no-spread conditions with 2–5 MHz PLL BW
Per-output voltage control	Each of four output banks (VDDO0–VDDO3) independently set to 1.5/1.8/2.5/3.3 V, enabling direct interface to mixed-voltage FPGAs and ASICs
Glitchless frequency tuning	Hardware pin-controlled frequency increment/decrement in 1 ppm steps with <667 ns update time for outputs >18 MHz
Programmable phase offset	±45 ns initial phase adjustment per output with <20 ps step resolution for skew management in parallel interfaces
Spread-spectrum clocking	Configurable on any output: 0.5–5.0% down-spread at 33–63 kHz modulation rate, reducing EMI in dense PCB layouts

Applications

PCIe Gen 4 Switch Fabric	Ethernet 10GbE Line Card
Use Scenario: High-density server switch with multiple PCIe Gen 4 x16 slots requiring synchronized, low-jitter clocks across CPU, GPU, and NVMe controllers. IC Role / Device Role / Timing Role: Primary common-clock source delivering four independent 100 MHz HCSL clocks meeting PCIe Gen 4 SRNS jitter spec (≤0.32 ps RMS). Use Value: Eliminates need for four discrete oscillators; reduces board area by 60% and enables deterministic inter-lane skew control via per-output phase tuning.	Use Scenario: 10GbE optical line card with SERDES PHYs, MAC, and packet processor requiring synchronized 156.25 MHz and 312.5 MHz clocks. IC Role / Device Role / Timing Role: Quad-output clock generator synthesizing 156.25 MHz (LVDS), 312.5 MHz (LVPECL), and two auxiliary clocks for PHY reference and FPGA logic. Use Value: Achieves <0.7 ps RMS jitter on all outputs, satisfying IEEE 802.3ae jitter budgets while supporting multi-protocol flexibility via I²C reconfiguration.
Broadcast Video Timing	FPGA-Based Test Equipment
Use Scenario: SMPTE ST 2082-1 12G-SDI video router requiring ultra-low-jitter 27 MHz, 74.25 MHz, and 148.5 MHz reference clocks. IC Role / Device Role / Timing Role: Precision timing IC generating three synchronized video clocks with <10 ps pk-pk period jitter and <20 ps inter-output skew. Use Value: Enables frame-accurate genlock across 64-channel routing matrix; eliminates video artifacts caused by reference drift or jitter-induced bit errors.	Use Scenario: Automated test equipment with FPGA-based pattern generators needing programmable clocks for stimulus generation and DUT synchronization. IC Role / Device Role / Timing Role: Reconfigurable clock source providing 10 MHz–400 MHz arbitrary frequencies on four outputs, updated in real time via I²C during test sequences. Use Value: Supports dynamic clock-rate switching between test vectors without hardware change; phase-adjustment feature aligns sampling edges to DUT setup/hold windows.

PCIe Gen 4 Switch Fabric

Ethernet 10GbE Line Card

Use Scenario: High-density server switch with multiple PCIe Gen 4 x16 slots requiring synchronized, low-jitter clocks across CPU, GPU, and NVMe controllers.

IC Role / Device Role / Timing Role: Primary common-clock source delivering four independent 100 MHz HCSL clocks meeting PCIe Gen 4 SRNS jitter spec (≤0.32 ps RMS).

Use Value: Eliminates need for four discrete oscillators; reduces board area by 60% and enables deterministic inter-lane skew control via per-output phase tuning.

Use Scenario: 10GbE optical line card with SERDES PHYs, MAC, and packet processor requiring synchronized 156.25 MHz and 312.5 MHz clocks.

IC Role / Device Role / Timing Role: Quad-output clock generator synthesizing 156.25 MHz (LVDS), 312.5 MHz (LVPECL), and two auxiliary clocks for PHY reference and FPGA logic.

Use Value: Achieves <0.7 ps RMS jitter on all outputs, satisfying IEEE 802.3ae jitter budgets while supporting multi-protocol flexibility via I²C reconfiguration.

Broadcast Video Timing

FPGA-Based Test Equipment

Use Scenario: SMPTE ST 2082-1 12G-SDI video router requiring ultra-low-jitter 27 MHz, 74.25 MHz, and 148.5 MHz reference clocks.

IC Role / Device Role / Timing Role: Precision timing IC generating three synchronized video clocks with <10 ps pk-pk period jitter and <20 ps inter-output skew.

Use Value: Enables frame-accurate genlock across 64-channel routing matrix; eliminates video artifacts caused by reference drift or jitter-induced bit errors.

Use Scenario: Automated test equipment with FPGA-based pattern generators needing programmable clocks for stimulus generation and DUT synchronization.

IC Role / Device Role / Timing Role: Reconfigurable clock source providing 10 MHz–400 MHz arbitrary frequencies on four outputs, updated in real time via I²C during test sequences.

Use Value: Supports dynamic clock-rate switching between test vectors without hardware change; phase-adjustment feature aligns sampling edges to DUT setup/hold windows.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad-output programmable clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D05735-GM	Higher integration: includes integrated crystal; lower jitter (0.35 ps RMS); supports up to 10 outputs with dual-loop architecture	Targeted at space-constrained systems where crystal footprint must be minimized; optimized for 5G wireless and optical transport	Select when crystal integration and sub-0.4 ps jitter are required; not drop-in due to different pinout and register map
ICS8430I-01T	Fixed-function quad LVDS clock generator; no I²C programmability; max 700 MHz output; 1.2 ps RMS jitter	Used in cost-sensitive, high-volume applications where frequencies are static and design lock-in is acceptable	Select only for fixed-frequency deployments; requires redesign for any clock change; lacks phase/frequency tuning capability

Compared with Si5332A-D05735-GM and ICS8430I-01T, the SI5338M-B05735-GM offers balanced programmability, PCIe Gen 4 readiness, and proven field reliability-making it optimal for industrial FPGA platforms and telecom line cards where firmware-driven clock agility and long-term supply stability are critical.

Availability

SI5338M-B05735-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 switch fabrics, 10GbE line cards, and broadcast video timing systems requiring stable component supply, long-life availability, and full traceability.

Supply support for SI5338M-B05735-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog semiconductors, specializing in RF, mobile, infrastructure, and timing solutions with over 30 years of RF and clocking expertise.

The Si5338 product line was designed for high-performance, multi-protocol clock generation in datacenter, telecom, and broadcast systems-emphasizing low jitter, flexible I²C configuration, and robust industrial temperature operation.

FAQ

What is the maximum differential input frequency supported by the SI5338M-B05735-GM?

The SI5338M-B05735-GM supports differential input frequencies up to 710 MHz on pins IN1/IN2 and IN5/IN6. This capability enables direct use of high-speed SerDes reference clocks (e.g., 622.08 MHz OC-12, 709.5 MHz CPRI) without external prescaling. Input slew rate must exceed 0.3 V/ns for optimal jitter performance, and a 100 Ω external termination resistor is required per differential pair.

Does the SI5338M-B05735-GM support PCIe Gen 4 Separate Reference No Spread (SRNS) compliance?

Yes, the SI5338M-B05735-GM meets PCIe Gen 4 SRNS requirements with ≤0.32 ps RMS jitter (typical) when configured with a 2–5 MHz PLL loop bandwidth and CDR = 10 MHz. This is verified per PCI-SIG Base Specification 4.0 rev. 0.5 and measured using the Skyworks PCIe Clock Jitter Tool. The device supports both common-clock and SRNS modes via register configuration.

Can the SI5338M-B05735-GM generate four different output frequencies simultaneously?

Yes, the SI5338M-B05735-GM synthesizes four independent output frequencies simultaneously using its four MultiSynth™ engines. Each output (CLK0–CLK3) can be set to any frequency from 0.16 MHz to 710 MHz (depending on format), with zero ppm accuracy and no shared dividers. Frequencies may be integer- or fractional-related, and phase alignment is independently adjustable per output.

What output voltage levels does the SI5338M-B05735-GM support per channel?

The SI5338M-B05735-GM supports independent output buffer supply voltages (VDDO0–VDDO3) of 1.5 V, 1.8 V, 2.5 V, or 3.3 V per channel. This allows direct interfacing with mixed-voltage devices-for example, driving 1.8 V FPGA I/O banks and 3.3 V legacy peripherals from the same SI5338M-B05735-GM device without level shifters.

Is an external crystal required for the SI5338M-B05735-GM to operate?

No, an external crystal is optional. The SI5338M-B05735-GM accepts six reference inputs: differential (5–710 MHz), single-ended CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or an 8–30 MHz crystal directly connected to IN1/IN2. Crystal operation requires on-chip load capacitance tuning (11–13 pF supported); external crystals are not mandatory if a clean system clock is available.

SI5338M-B05735-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338M-B05735-GM FAQ

1.How can I place an order for SI5338M-B05735-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338M-B05735-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338M-B05735-GM reliable?

The price and inventory of SI5338M-B05735-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338M-B05735-GM is usually 5 days.

3.What payment methods are accepted for SI5338M-B05735-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338M-B05735-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338M-B05735-GM?

SI5338M-B05735-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338M-B05735-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338M-B05735-GM?

For technical support, including SI5338M-B05735-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338M-B05735-GM requirements.

6.How does Aetrix verify that SI5338M-B05735-GM is sourced from the original manufacturer or authorized distributors?

All SI5338M-B05735-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338M-B05735-GM meets industry standards.

7.What is the process for return or replacement of SI5338M-B05735-GM?

All SI5338M-B05735-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338M-B05735-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338M-B05735-GM part is unused and in its original packaging.

Return procedure for SI5338M-B05735-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…