Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338N-B04259-GM

Name: SI5338N-B04259-GM
Brand: Skyworks Solutions Inc.
SKU: SI5338N-B04259-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338N-B04259-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338N-B04259-GM.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,451

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338N-B04259-GM from Skyworks Solutions is a quad-output, I²C-programmable clock generator with MultiSynth™ frequency synthesis, delivering four independent low-jitter clocks (0.7 ps RMS typical phase jitter), PCIe Gen 1–4 and SRNS-compliant outputs, and support for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats across 0.16–710 MHz. It replaces up to four crystal oscillators in high-speed serial interface timing applications.

For engineers reviewing the SI5338N-B04259-GM datasheet, SI5338N-B04259-GM pinout, SI5338N-B04259-GM application, or SI5338N-B04259-GM equivalent, key selection criteria include its 24-QFN package, independent per-output voltage control (1.5/1.8/2.5/3.3 V), ±20 ps phase step resolution, and configurable spread-spectrum modulation (0.5–5.0% at 33–63 kHz).

Technical Context

The SI5338N-B04259-GM implements a two-stage PLL architecture: a high-stability reference PLL (loop bandwidth 1.6 MHz) followed by four independent MultiSynth™ fractional-N synthesizers, each capable of integer or fractional output division. Input flexibility includes differential (5–710 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or 8–30 MHz crystal references.

Each of the four output drivers supports independent format selection, voltage supply (VDDO0–VDDO3), phase offset (±45 ns), and frequency increment/decrement (1 ppm steps). The device features loss-of-lock and loss-of-signal alarms, external feedback mode for zero-delay operation, and I²C/SMBus-compatible configuration with ClockBuilder Pro software support.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase jitter (RMS)	0.7 ps typical - meets PCIe Gen 3 SRNS and Gen 4 common clock jitter requirements.
Output count & type	4 differential outputs (CLK0A/B–CLK3A/B) - supports up to eight single-ended clocks via internal termination options.
Frequency range	0.16–710 MHz - covers PCIe (100 MHz), Ethernet (125/156.25 MHz), Fibre Channel (1.0625 GHz ÷2 = 531.25 MHz), and broadcast video (27/74.25/148.5 MHz).
Input reference	8–30 MHz crystal or 5–710 MHz differential/CMOS/SSTL/HSTL - enables direct replacement of legacy XO-based clock trees.
Supply voltages	VDD = 1.8/2.5/3.3 V; VDDOx = 1.5/1.8/2.5/3.3 V - allows mixed-voltage system clocking without level shifters.
Operating temperature	–40 to +85 °C - qualified for industrial and telecom line card environments.
Package	24-pin QFN, 4 × 4 mm - space-constrained FPGA/ASIC board designs with thermal resistance θJA = 37 °C/W.

Pinout & Package

SI5338N-B04259-GM uses a 24-lead, 4 × 4 mm QFN package with exposed thermal pad. Pin assignments are fixed per the Si5338 family: IN1/IN2 (differential ref 1), IN3/IN4 (single-ended ref), IN5/IN6 (differential ref 2/3), CLK0A–CLK3B (four differential output pairs), VDD/VDDOx (core and output supply rails), SCL/SDA/INTR (I²C interface), and RSVD_GND (reserved ground).

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2	Differential reference input 1	Accepts 5–710 MHz AC-coupled LVDS/LVPECL/CML; requires external 100 Ω termination.
CLK0A, CLK0B	Differential output 0 pair	Configurable format (LVDS/LVPECL/HCSL); independently set VDDO0 and phase offset.
SCL, SDA	I²C serial interface	Supports standard/fast-mode I²C (up to 400 kHz); used for register programming and status readback.
INTR	Interrupt output	Open-drain active-low signal indicating loss-of-lock, loss-of-signal, or PLL unlock events.
VDDO1, VDDO2, VDDO3	Output buffer supplies	Enable independent voltage setting per output driver (1.5/1.8/2.5/3.3 V) for mixed-interface systems.

Key Features

Feature	Design Value
MultiSynth™ synthesis	Four independent fractional-N synthesizers enable true any-frequency generation with 0 ppm accuracy on all outputs.
PCIe Gen 4 compliance	0.15–0.45 ps RMS jitter in common-clock mode satisfies PCIe Base Spec 4.0 rev 0.5 requirements.
Independent phase adjustment	±45 ns range with <20 ps step resolution - enables precise skew alignment between SerDes lanes or memory interfaces.
Spread-spectrum modulation	Configurable on any output: 0.5–5.0% spread depth, 33–63 kHz modulation rate - reduces EMI in dense PCB layouts.
External feedback mode	Enables zero-delay clock distribution by feeding back an output to IN1/IN2 - eliminates propagation delay in synchronous systems.

Applications

PCIe Gen 4 Switch Timing	Ethernet 10GbE PHY Clocking
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ASICs in a server backplane. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent, low-jitter PCIe-compliant clocks with matched phase alignment. Use Value: Eliminates need for four discrete XOs; ensures sub-30 ps cycle-cycle jitter and Gen 4 SRNS compliance across all switch ports.	Use Scenario: Generating 156.25 MHz and 312.5 MHz clocks for 10GbE KR/KX4 PHYs and MACs in a network interface card. IC Role / Device Role / Timing Role: Programmable frequency translator converting a 25 MHz crystal reference into IEEE 802.3-compliant Ethernet rates. Use Value: Supports both base-R and backplane PHYs with identical jitter performance (0.7 ps RMS) and independent voltage scaling (1.8 V for PHY, 3.3 V for legacy logic).
Broadcast Video Sync Generator	FPGA-Based Video Processing
Use Scenario: Delivering SMPTE ST 2082 (27 MHz), ST 292 (27 MHz), and ST 424 (74.25/148.5 MHz) reference clocks to SDI transceivers in a broadcast camera head. IC Role / Device Role / Timing Role: Any-frequency clock synthesizer generating exact video timing standards from a single 10 MHz OCXO. Use Value: Replaces three dedicated video clocks; maintains <10 ps period jitter and supports frame-accurate genlock via programmable phase offset.	Use Scenario: Supplying 300 MHz pixel clock, 150 MHz DDR3 memory clock, and 100 MHz AXI interconnect clock to a Xilinx Kintex Ultrascale+ FPGA in a medical imaging subsystem. IC Role / Device Role / Timing Role: Configurable clock source enabling dynamic reconfiguration of FPGA clock domains via I²C during runtime. Use Value: Enables multi-rate video processing pipelines with independent jitter-optimized clocks per domain and no external buffers required.

PCIe Gen 4 Switch Timing

Ethernet 10GbE PHY Clocking

Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ASICs in a server backplane.

IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent, low-jitter PCIe-compliant clocks with matched phase alignment.

Use Value: Eliminates need for four discrete XOs; ensures sub-30 ps cycle-cycle jitter and Gen 4 SRNS compliance across all switch ports.

Use Scenario: Generating 156.25 MHz and 312.5 MHz clocks for 10GbE KR/KX4 PHYs and MACs in a network interface card.

IC Role / Device Role / Timing Role: Programmable frequency translator converting a 25 MHz crystal reference into IEEE 802.3-compliant Ethernet rates.

Use Value: Supports both base-R and backplane PHYs with identical jitter performance (0.7 ps RMS) and independent voltage scaling (1.8 V for PHY, 3.3 V for legacy logic).

Broadcast Video Sync Generator

FPGA-Based Video Processing

Use Scenario: Delivering SMPTE ST 2082 (27 MHz), ST 292 (27 MHz), and ST 424 (74.25/148.5 MHz) reference clocks to SDI transceivers in a broadcast camera head.

IC Role / Device Role / Timing Role: Any-frequency clock synthesizer generating exact video timing standards from a single 10 MHz OCXO.

Use Value: Replaces three dedicated video clocks; maintains <10 ps period jitter and supports frame-accurate genlock via programmable phase offset.

Use Scenario: Supplying 300 MHz pixel clock, 150 MHz DDR3 memory clock, and 100 MHz AXI interconnect clock to a Xilinx Kintex Ultrascale+ FPGA in a medical imaging subsystem.

IC Role / Device Role / Timing Role: Configurable clock source enabling dynamic reconfiguration of FPGA clock domains via I²C during runtime.

Use Value: Enables multi-rate video processing pipelines with independent jitter-optimized clocks per domain and no external buffers required.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad-output programmable clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5338A-B04259-GM	Same silicon die and pinout; differs only in factory-programmed NVM configuration - B04259-GM variant preloaded with specific frequency plan.	Identical use cases; no functional difference in hardware or electrical behavior.	Select B04259-GM when preconfigured timing solution is required; choose A-version for full field reprogramming flexibility.
ICS8430I-01LG	Fixed-frequency quad LVDS clock generator (no I²C, no frequency synthesis); 0.9 ps RMS jitter; 32-pin TQFP package.	Limited to static clock trees; cannot replace multiple XOs with varying frequencies or support PCIe spread-spectrum.	Choose only for cost-sensitive, fixed-frequency applications where programmability and jitter margin are secondary.

Compared with Si5338A-B04259-GM, the SI5338N-B04259-GM offers identical hardware functionality but ships with non-volatile memory preprogrammed for a specific customer-defined frequency plan - reducing startup time and eliminating initial configuration overhead. Versus ICS8430I-01LG, it provides full any-frequency synthesis and I²C configurability at the cost of higher complexity and price.

Availability

SI5338N-B04259-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, 10GbE PHY clocking, and broadcast video sync generation requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.

Supply support for SI5338N-B04259-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management ICs for infrastructure, automotive, and mobile markets.

The Si5338 product line delivers high-precision, low-jitter clock generation for high-speed serial interfaces including PCIe, Ethernet, Fibre Channel, and broadcast video - designed to replace multiple discrete oscillators with a single programmable, space-saving solution.

FAQ

What is the primary function of the SI5338N-B04259-GM?

The SI5338N-B04259-GM is a quad-output, I²C-programmable clock generator using MultiSynth™ technology to synthesize any frequency from 0.16 to 710 MHz on each output. It serves as a drop-in replacement for up to four crystal oscillators, supporting PCIe Gen 1–4, Ethernet, broadcast video, and FPGA clocking applications with 0.7 ps RMS typical phase jitter.

Does the SI5338N-B04259-GM support PCIe Gen 4 timing requirements?

Yes, the SI5338N-B04259-GM meets PCIe Gen 4 common clock jitter specifications with 0.15–0.45 ps RMS jitter (10 kHz–50 MHz) and supports SRNS mode for Gen 3. Its 24-QFN package, low phase noise, and configurable PLL bandwidth (2–5 MHz) ensure compliance with PCI-Express Base Specification 4.0 rev 0.5.

How many independent output voltage supplies does the SI5338N-B04259-GM support?

The SI5338N-B04259-GM supports four independent output buffer supply rails: VDDO0, VDDO1, VDDO2, and VDDO3. Each can be set to 1.5 V, 1.8 V, 2.5 V, or 3.3 V, enabling simultaneous driving of mixed-signal interfaces such as LVDS (1.8 V), HCSL (1.5 V), and CMOS (3.3 V) from a single device.

Can the SI5338N-B04259-GM generate spread-spectrum clocking?

Yes, the SI5338N-B04259-GM supports fully configurable spread-spectrum modulation on any output: spread depth from 0.5% to 5.0%, modulation rate from 33 kHz to 63 kHz, and selectable center-spread or down-spread modes. This feature is implemented digitally within the MultiSynth™ engine and requires no external components.

What development tools are available for configuring the SI5338N-B04259-GM?

Skyworks provides ClockBuilder Pro software for intuitive GUI-based configuration of the SI5338N-B04259-GM, including frequency planning, jitter optimization, and register export. The PCIe Clock Jitter Tool is also available for rapid validation against Intel and PCI-SIG specifications. Both tools support direct I²C communication with evaluation boards.

SI5338N-B04259-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338N-B04259-GM FAQ

1.How can I place an order for SI5338N-B04259-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338N-B04259-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338N-B04259-GM reliable?

The price and inventory of SI5338N-B04259-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338N-B04259-GM is usually 5 days.

3.What payment methods are accepted for SI5338N-B04259-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338N-B04259-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338N-B04259-GM?

SI5338N-B04259-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338N-B04259-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338N-B04259-GM?

For technical support, including SI5338N-B04259-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338N-B04259-GM requirements.

6.How does Aetrix verify that SI5338N-B04259-GM is sourced from the original manufacturer or authorized distributors?

All SI5338N-B04259-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338N-B04259-GM meets industry standards.

7.What is the process for return or replacement of SI5338N-B04259-GM?

All SI5338N-B04259-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338N-B04259-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338N-B04259-GM part is unused and in its original packaging.

Return procedure for SI5338N-B04259-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…