Skyworks Solutions Inc. SI5338N-B04336-GMR
- Part No.:
- SI5338N-B04336-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338N-B04336-GMR.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:1,320
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338N-B04336-GMR from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 and SRNS compliance, and MultiSynth™ frequency synthesis supporting 0.16–710 MHz output ranges across LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats. It replaces up to four crystal oscillators in high-speed serial interface timing applications.
For engineers reviewing the SI5338N-B04336-GMR datasheet, SI5338N-B04336-GMR pinout, SI5338N-B04336-GMR application, or SI5338N-B04336-GMR equivalent, key selection criteria include PCIe Gen 4 common-clock jitter (0.15–0.45 ps RMS), independent per-output voltage control (1.5/1.8/2.5/3.3 V), 4×4 mm 24-QFN package, and I²C/SMBus programmability with ClockBuilder Pro support.
Technical Context
The SI5338N-B04336-GMR integrates a dual-stage PLL architecture: a high-stability reference stage (with crystal or external clock input) followed by four independent MultiSynth™ fractional-N synthesis paths. Each output driver supports format- and voltage-selectable signaling with programmable phase offset (±45 ns, <20 ps step) and glitchless frequency increment/decrement (1 ppm steps).
It operates across –40 to +85 °C with core supply options of 1.8 V, 2.5 V, or 3.3 V and output buffer supplies from 1.4 V to 3.63 V. Input flexibility includes differential (5–710 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), and 8–30 MHz crystal references - all enabling zero-ppm precision synthesis on all four outputs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps typ (12 kHz–20 MHz); meets PCIe Gen 4 common-clock spec (0.15–0.45 ps RMS) |
| Output Count & Type | 4 independent outputs; supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL with per-driver voltage selection |
| Frequency Range | 0.16–710 MHz (LVPECL/LVDS), 0.16–250 MHz (HCSL), 0.16–350 MHz (SSTL/HSTL), 0.16–200 MHz (CMOS) |
| Input Reference | Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz) |
| Supply Voltages | Core: 1.8/2.5/3.3 V; Output buffers: 1.4–3.63 V independently per driver |
| Package | 24-pin QFN, 4 × 4 mm, 0.5 mm pitch, exposed thermal pad |
| Operating Temp | –40 °C to +85 °C; qualified for industrial and telecom line card environments |
Pinout & Package
SI5338N-B04336-GMR uses a 24-lead QFN package (4 × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments are fixed per the Si5338 family: IN1/IN2 (differential ref 1), IN3/IN4 (single-ended ref), IN5/IN6 (differential ref 2), CLK0A/CLK0B through CLK3A/CLK3B (four differential output pairs), VDDO0–VDDO3 (independent output supply pins), VDD (core supply), SCL/SDA (I²C interface), INTR (interrupt output), and RSVD_GND (reserved ground).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CLK0A / CLK0B | Differential Output Pair 0 | Configurable as LVPECL/LVDS/HCSL/CML; supports 0.16–710 MHz; independent voltage (VDDO0) |
| CLK1A / CLK1B | Differential Output Pair 1 | Same format/frequency flexibility as CLK0; driven by dedicated MultiSynth™ path; VDDO1 supply |
| CLK2A / CLK2B | Differential Output Pair 2 | Independent synthesis; supports spread-spectrum modulation (0.5–5.0% spread, 33–63 kHz rate) |
| CLK3A / CLK3B | Differential Output Pair 3 | Full feature parity: phase adjust (<20 ps step), frequency increment/decrement (1 ppm), loss-of-lock alarm |
| IN1 / IN2 | Differential Reference Input 1 | Accepts 5–710 MHz AC-coupled differential clock; internal 100 Ω termination option |
| IN3 / IN4 | Single-Ended Reference Inputs | CMOS-compatible; 5–200 MHz; VIH = 0.7×VDD, VIL = 0.3×VDD; supports crystal oscillator bypass mode |
| SCL / SDA | I²C/SMBus Interface | Standard two-wire serial programming; supports ClockBuilder Pro configuration and runtime reprogramming |
| INTR | Interrupt Output | Open-drain status flag for loss-of-signal (LOS) and loss-of-lock (LOL); active-low assertion |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ Synthesis | Four independent fractional-N synthesizers enable true zero-ppm frequency accuracy on each output |
| PCIe Gen 4 Compliance | Meets Common Clock jitter spec (0.15–0.45 ps RMS) and SRNS requirements for Gen 3 without external components |
| Per-Output Voltage Control | VDDO0–VDDO3 pins allow mixed-voltage system interfacing (e.g., 1.8 V FPGA + 3.3 V PHY) |
| Glitchless Frequency Tuning | Hardware-supported 1 ppm frequency increment/decrement via PINC/FDEC pins; no output interruption |
| Programmable Phase Offset | ±45 ns range with <20 ps resolution per output - enables precise skew alignment in multi-lane SerDes |
| Spread Spectrum Support | Configurable on any output: 0.5–5.0% down-spread, 33–63 kHz modulation rate - reduces EMI in dense PCB layouts |
Applications
| PCIe Gen 4 Switch Timing | Ethernet Switch/Routing |
|---|---|
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ASICs in a data center fabric. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four low-jitter (0.15–0.45 ps RMS) HCSL clocks meeting PCIe Gen 4 common-clock specifications. Use Value: Eliminates need for four discrete oscillators; enables deterministic inter-lane skew control via per-output phase adjustment. | Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10 GbE PHYs and packet processors in enterprise switches. IC Role / Device Role / Timing Role: Any-frequency synthesizer producing exact Ethernet line rates with zero ppm error using MultiSynth™ integer-mode synthesis. Use Value: Supports mixed-rate ports (1G/10G) from single device; reduces BOM count and layout area vs. multiple XO solutions. |
| Broadcast Video Timing | FPGA Processor Clocking |
Use Scenario: Delivering SMPTE ST 2082 (27 Gbps) reference clocks and genlock signals to video encoder/decoder FPGAs in 4K/8K broadcast gear. IC Role / Device Role / Timing Role: Low-phase-jitter (0.7 ps RMS) clock source with independent output format selection (LVDS for FPGA, HCSL for SerDes). Use Value: Meets stringent broadcast jitter budgets; avoids frame jitter or lip-sync errors in real-time video pipelines. | Use Scenario: Supplying 500 MHz system clock, 250 MHz DDR4 memory clock, and 100 MHz peripheral clock to Xilinx Versal or Intel Agilex FPGAs. IC Role / Device Role / Timing Role: Configurable quad generator with independent voltage rails (1.0 V, 1.2 V, 1.8 V) matching FPGA I/O bank requirements. Use Value: Enables single-chip clock tree for heterogeneous FPGA subsystems; simplifies power sequencing and reduces board-level noise coupling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5338A-B04336-GM | Same pinout and register map; factory-programmed with pre-defined configuration (non-I²C field-programmable) | Limited to fixed frequency set; no runtime reconfiguration or spread spectrum tuning | Select when production volume justifies OTP programming and design stability eliminates need for field tuning |
| LMK04832RHAR | Two PLLs (not four independent synthesizers); higher power (120 mA core); larger 48-QFN package | Optimized for ultra-low additive jitter in RF sampling; less flexible for multi-frequency, multi-format systems | Select when sub-0.1 ps additive jitter or JESD204B deterministic latency is required over multi-output flexibility |
Compared with Si5338A-B04336-GM and LMK04832RHAR, SI5338N-B04336-GMR uniquely balances field-programmability, four independent synthesis engines, PCIe Gen 4 compliance, and 4×4 mm footprint - making it optimal for space-constrained, multi-protocol embedded systems requiring post-production timing calibration.
Availability
SI5338N-B04336-GMR is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet switching/routing, and broadcast video equipment requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for SI5338N-B04336-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.
The Si5338 product line delivers programmable, low-jitter clock generation for high-speed serial interfaces including PCIe, Ethernet, Fibre Channel, and broadcast video - targeting systems where timing precision, integration density, and field configurability are critical.
FAQ
What is the primary function of the SI5338N-B04336-GMR?
The SI5338N-B04336-GMR is an I²C-programmable quad clock generator that synthesizes four independent, low-jitter output clocks (0.16–710 MHz) from a single reference input. It replaces up to four discrete oscillators while supporting PCIe Gen 1–4, Ethernet, and broadcast video timing standards. Its MultiSynth™ architecture ensures zero-ppm frequency accuracy on all outputs.
Does the SI5338N-B04336-GMR support PCIe Gen 4 timing requirements?
Yes, the SI5338N-B04336-GMR meets PCIe Gen 4 common-clock jitter specifications (0.15–0.45 ps RMS, 10 kHz–50 MHz) and is SRNS-compliant for Gen 3. It achieves this with optimized PLL loop bandwidth (2–5 MHz), low intrinsic phase noise, and differential output drivers - validated using the Skyworks PCIe Clock Jitter Tool and Intel Clock Jitter Tool v1.6.4.
How many reference inputs does the SI5338N-B04336-GMR support?
The SI5338N-B04336-GMR supports six physical reference inputs: two differential pairs (IN1/IN2 and IN5/IN6), two single-ended inputs (IN3 and IN4), and optional crystal connection (8–30 MHz). These enable flexible clock sourcing - e.g., primary crystal + backup differential reference - with automatic failover and loss-of-signal detection.
Can output voltages be configured independently on the SI5338N-B04336-GMR?
Yes, the SI5338N-B04336-GMR provides four dedicated output supply pins (VDDO0–VDDO3), allowing independent voltage configuration per output driver (1.5 V, 1.8 V, 2.5 V, or 3.3 V). This enables direct interfacing with mixed-voltage devices - such as 1.2 V FPGA banks and 3.3 V legacy peripherals - without level-shifting circuitry.
Is ClockBuilder Pro software required to configure the SI5338N-B04336-GMR?
No, ClockBuilder Pro is optional but strongly recommended for SI5338N-B04336-GMR configuration. It provides GUI-based frequency planning, jitter analysis, and register file generation. The device can also be programmed directly via I²C using custom firmware - though ClockBuilder Pro ensures correct register settings for PCIe, Ethernet, and other compliance-critical applications.
SI5338N-B04336-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338N-B04336-GMR FAQ
1.How can I place an order for SI5338N-B04336-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338N-B04336-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338N-B04336-GMR reliable?
The price and inventory of SI5338N-B04336-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338N-B04336-GMR is usually 5 days.
3.What payment methods are accepted for SI5338N-B04336-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338N-B04336-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338N-B04336-GMR?
SI5338N-B04336-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338N-B04336-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338N-B04336-GMR?
For technical support, including SI5338N-B04336-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338N-B04336-GMR requirements.
6.How does Aetrix verify that SI5338N-B04336-GMR is sourced from the original manufacturer or authorized distributors?
All SI5338N-B04336-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338N-B04336-GMR meets industry standards.
7.What is the process for return or replacement of SI5338N-B04336-GMR?
All SI5338N-B04336-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338N-B04336-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338N-B04336-GMR part is unused and in its original packaging.
Return procedure for SI5338N-B04336-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338N-B04336-GMR Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

