Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338N-B04337-GM

Name: SI5338N-B04337-GM
Brand: Skyworks Solutions Inc.
SKU: SI5338N-B04337-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338N-B04337-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338N-B04337-GM.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,943

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338N-B04337-GM from Skyworks Solutions is a quad-output, I²C-programmable clock generator with MultiSynth™ frequency synthesis. It delivers four independent, any-frequency outputs (0.16–710 MHz) with 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and support for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL output formats. It serves as a drop-in replacement for up to four crystal oscillators in high-speed serial interface timing.

For engineers reviewing the SI5338N-B043337-GM datasheet, SI5338N-B04337-GM pinout, SI5338N-B04337-GM application, or SI5338N-B04337-GM equivalent, key selection criteria include differential output jitter performance at 125 MHz (0.7 ps RMS), PCIe Gen 4 common clock compliance, independent per-output voltage control (1.5–3.3 V), spread-spectrum capability (0.5–5.0% down-spread), and 24-QFN package compatibility with I²C configuration via ClockBuilder Pro software.

Technical Context

The SI5338N-B04337-GM implements a two-stage PLL architecture: a high-stability input stage locking to an external reference (crystal, CMOS, or differential input), followed by four independent MultiSynth™ fractional-N synthesis blocks. Each output driver supports programmable format, voltage, phase offset (±45 ns), and frequency increment/decrement (1 ppm steps).

Its functional block includes on-chip OTP NVM for factory or field programming, loss-of-lock and loss-of-signal alarms, interrupt output (INTR), and flexible input routing - supporting up to six inputs (IN1–IN6) with configurable reference selection per output path. The device operates across –40 to +85 °C with core supply options of 1.8 V, 2.5 V, or 3.3 V.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps (12 kHz–20 MHz); meets PCIe Gen 4 common clock jitter spec (≤0.45 ps RMS)
Output Frequency Range	0.16–710 MHz per channel; supports integer/fractional synthesis with zero-ppm accuracy
Input Reference Support	Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz)
Output Formats	LVPECL, LVDS, HCSL, CML, CMOS, SSTL, HSTL - each independently configurable
Supply Voltages	Core: 1.8/2.5/3.3 V; Output buffers: 1.5/1.8/2.5/3.3 V per driver
Package	24-pin QFN, 4 × 4 mm, 0.5 mm pitch - RoHS-compliant, thermally enhanced
Operating Temperature	–40 °C to +85 °C ambient - qualified for industrial and telecom line card environments

Pinout & Package

SI5338N-B04337-GM uses a 24-lead, 4 × 4 mm QFN package with exposed thermal pad. Pin assignments are fixed per Skyworks Si5338 family layout: IN1/IN2 (differential ref 1), IN3/IN4 (single-ended ref 2), IN5/IN6 (differential ref 3), CLK0A/CLK0B through CLK3A/CLK3B (four differential output pairs), VDDO0–VDDO3 (independent output supply pins), VDD (core supply), SCL/SDA (I²C interface), INTR (interrupt output), and RSVD_GND (reserved ground).

Pin/Terminal	Circuit Role	Design Meaning
CLK0A / CLK0B	Differential Output Pair 0	LVPECL/LVDS/HCSL-configurable; supports 0.16–710 MHz; independent voltage (VDDO0) and format
CLK1A / CLK1B	Differential Output Pair 1	Same configurability as CLK0; phase-adjustable ±45 ns in <20 ps steps
CLK2A / CLK2B	Differential Output Pair 2	Supports spread spectrum (33–63 kHz modulation rate, 0.5–5.0% spread)
CLK3A / CLK3B	Differential Output Pair 3	Independent frequency increment/decrement control via PINC/FDEC pins
SCL / SDA	I²C Serial Interface	Standard SMBus-compatible bus (up to 400 kHz); used for register configuration and status readback
INTR	Interrupt Output	Open-drain active-low signal indicating loss-of-lock, loss-of-signal, or alarm condition
VDD	Core Supply	Accepts 1.8 V (±5%), 2.5 V (±10%), or 3.3 V (±10%) - powers PLL, logic, and MultiSynth blocks
VDDO0–VDDO3	Output Buffer Supplies	Each drives one output pair; selectable 1.5/1.8/2.5/3.3 V to match receiver I/O standards

Key Features

Feature	Design Value
MultiSynth™ Synthesis	Four independent fractional-N synthesizers enabling true zero-ppm frequency accuracy on all outputs simultaneously
PCIe Gen 4 Compliance	Meets PCIe Base Spec 4.0 common clock jitter requirement (≤0.45 ps RMS, 10 kHz–50 MHz)
Per-Output Voltage Control	Each of four output drivers powered by dedicated VDDOx rail (1.5/1.8/2.5/3.3 V) - eliminates level-shifting components
Glitchless Frequency Tuning	1 ppm step size with pin-controlled frequency increment/decrement (PINC/FDEC) - no output interruption during adjustment
Programmable Spread Spectrum	Configurable on any output: 0.5–5.0% down-spread, 33–63 kHz modulation rate - reduces EMI without affecting timing margin
Zero-Delay Mode Support	External feedback mode enables synchronous clock distribution with matched input-to-output propagation delay (2.5–4 ns)

Applications

PCIe Gen 4 Switch Timing	Ethernet Switch/Routing
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ICs in a data center fabric card. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four low-jitter (0.45 ps RMS), phase-aligned PCIe-compliant clocks with independent enable/disable control. Use Value: Eliminates need for four discrete oscillators; reduces board area by >60% and enables dynamic frequency scaling per port via I²C.	Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1 GbE/10 GbE PHYs and packet processors in carrier-grade Ethernet switches. IC Role / Device Role / Timing Role: Any-frequency synthesizer producing exact IEEE 802.3-compliant rates with sub-ps jitter and independent output voltage per PHY interface. Use Value: Supports mixed-voltage PHYs (1.8 V/2.5 V/3.3 V) without external level shifters; achieves <10 ps output-to-output skew across all four channels.
Broadcast Video Timing	FPGA/Processor Clocking
Use Scenario: Delivering SMPTE ST 2082 (27 Gbps) pixel clock (270 MHz), audio sample clock (48 kHz), and genlock reference (10 MHz) in 4K/8K video production equipment. IC Role / Device Role / Timing Role: Multi-format clock source generating differential LVDS (270 MHz), CMOS (48 kHz), and crystal-referenced 10 MHz outputs simultaneously. Use Value: Replaces three separate timing ICs; maintains <20 ps phase step resolution for frame-accurate genlock alignment across video/audio domains.	Use Scenario: Supplying core, DDR, and peripheral clocks (e.g., 500 MHz CPU, 1600 MHz DDR4, 48 MHz USB) to Xilinx Versal or Intel Agilex FPGAs in embedded vision systems. IC Role / Device Role / Timing Role: Configurable quad clock generator with independent output formats (HCSL for DDR, LVDS for SerDes, CMOS for peripherals) and voltage rails. Use Value: Enables single-device clock tree for heterogeneous SoC interfaces; supports dynamic voltage/frequency scaling via I²C during runtime reconfiguration.

PCIe Gen 4 Switch Timing

Ethernet Switch/Routing

Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ICs in a data center fabric card.

IC Role / Device Role / Timing Role: Quad-output clock generator delivering four low-jitter (0.45 ps RMS), phase-aligned PCIe-compliant clocks with independent enable/disable control.

Use Value: Eliminates need for four discrete oscillators; reduces board area by >60% and enables dynamic frequency scaling per port via I²C.

Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1 GbE/10 GbE PHYs and packet processors in carrier-grade Ethernet switches.

IC Role / Device Role / Timing Role: Any-frequency synthesizer producing exact IEEE 802.3-compliant rates with sub-ps jitter and independent output voltage per PHY interface.

Use Value: Supports mixed-voltage PHYs (1.8 V/2.5 V/3.3 V) without external level shifters; achieves <10 ps output-to-output skew across all four channels.

Broadcast Video Timing

FPGA/Processor Clocking

Use Scenario: Delivering SMPTE ST 2082 (27 Gbps) pixel clock (270 MHz), audio sample clock (48 kHz), and genlock reference (10 MHz) in 4K/8K video production equipment.

IC Role / Device Role / Timing Role: Multi-format clock source generating differential LVDS (270 MHz), CMOS (48 kHz), and crystal-referenced 10 MHz outputs simultaneously.

Use Value: Replaces three separate timing ICs; maintains <20 ps phase step resolution for frame-accurate genlock alignment across video/audio domains.

Use Scenario: Supplying core, DDR, and peripheral clocks (e.g., 500 MHz CPU, 1600 MHz DDR4, 48 MHz USB) to Xilinx Versal or Intel Agilex FPGAs in embedded vision systems.

IC Role / Device Role / Timing Role: Configurable quad clock generator with independent output formats (HCSL for DDR, LVDS for SerDes, CMOS for peripherals) and voltage rails.

Use Value: Enables single-device clock tree for heterogeneous SoC interfaces; supports dynamic voltage/frequency scaling via I²C during runtime reconfiguration.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad-output programmable clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5338A-B04337-GM	Same silicon, different factory-programmed configuration (preloaded NVM image); identical pinout, electrical specs, and package	Pre-configured for specific frequency set; requires no initial I²C programming	Select when fixed clock frequencies are known at BOM release and field reprogramming is unnecessary
LMK04832ISQE/NOPB	Two PLLs (not four independent synthesizers); higher power (95 mA vs. 45 mA typ); larger 48-QFN package	Optimized for ultra-low additive jitter (<0.1 ps) in RF sampling; lacks per-output spread spectrum	Select when sub-0.2 ps additive jitter is required and quad independent synthesis is not needed

Compared with Si5338A-B04337-GM, the SI5338N-B04337-GM offers full field programmability via I²C but requires initial configuration; versus LMK04832, it provides four independent synthesis paths in half the footprint and 50% lower core current, making it optimal for space-constrained multi-protocol timing.

Availability

SI5338N-B04337-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet switching infrastructure, and broadcast video equipment requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.

Supply support for SI5338N-B04337-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for wireless, broadband, automotive, and industrial markets.

The Si5338 product line was designed to replace multiple discrete oscillators with a single, software-configurable clock generator for high-speed serial interfaces including PCIe, Ethernet, and Fibre Channel - emphasizing low jitter, flexible I/O, and small-footprint integration.

FAQ

What is the maximum output frequency supported by the SI5338N-B04337-GM?

The SI5338N-B04337-GM supports up to 710 MHz on LVPECL/LVDS/CML outputs, 350 MHz on SSTL/HSTL, 250 MHz on HCSL, and 200 MHz on CMOS outputs. Frequencies above 350 MHz require use of Fvco/4 or Fvco/6 synthesis modes, limiting simultaneous unique high-frequency outputs to two per device.

Does the SI5338N-B04337-GM support PCIe Gen 4 Common Clock compliance?

Yes, the SI5338N-B04337-GM meets PCIe Gen 4 Common Clock jitter specifications (≤0.45 ps RMS, 10 kHz–50 MHz) when configured per Skyworks AN562 guidelines using HCSL 100 MHz outputs and appropriate reference clock conditions. Its 0.7 ps RMS typical jitter at 125 MHz ensures design margin.

Can the SI5338N-B04337-GM generate different output voltages on each channel?

Yes, the SI5338N-B04337-GM provides independent output supply pins VDDO0 through VDDO3, each configurable for 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This allows direct interfacing with mixed-voltage receivers (e.g., 1.8 V FPGA I/O, 2.5 V ASIC core, 3.3 V legacy PHY) without external level shifters.

How is the SI5338N-B04337-GM programmed and configured?

The SI5338N-B04337-GM is programmed via its I²C/SMBus-compatible interface using Skyworks' ClockBuilder Pro software. Configuration includes output frequencies, formats, voltages, spread-spectrum settings, and phase offsets. Factory OTP NVM can store one configuration; field updates are performed over I²C without hardware changes.

What package type and thermal characteristics does the SI5338N-B04337-GM have?

The SI5338N-B04337-GM uses a 24-pin QFN package (4 × 4 mm, 0.5 mm pitch) with exposed thermal pad. Its thermal resistance is θJA = 37 °C/W (still air) and θJC = 10 °C/W, enabling reliable operation at full load across –40 to +85 °C ambient with standard PCB copper pour under the thermal pad.

SI5338N-B04337-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338N-B04337-GM FAQ

1.How can I place an order for SI5338N-B04337-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338N-B04337-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338N-B04337-GM reliable?

The price and inventory of SI5338N-B04337-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338N-B04337-GM is usually 5 days.

3.What payment methods are accepted for SI5338N-B04337-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338N-B04337-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338N-B04337-GM?

SI5338N-B04337-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338N-B04337-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338N-B04337-GM?

For technical support, including SI5338N-B04337-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338N-B04337-GM requirements.

6.How does Aetrix verify that SI5338N-B04337-GM is sourced from the original manufacturer or authorized distributors?

All SI5338N-B04337-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338N-B04337-GM meets industry standards.

7.What is the process for return or replacement of SI5338N-B04337-GM?

All SI5338N-B04337-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338N-B04337-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338N-B04337-GM part is unused and in its original packaging.

Return procedure for SI5338N-B04337-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…