Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338N-B04892-GM

Name: SI5338N-B04892-GM
Brand: Skyworks Solutions Inc.
SKU: SI5338N-B04892-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338N-B04892-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338N-B04892-GM.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,425

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338N-B04892-GM from Skyworks Solutions is an I²C-programmable quad clock generator IC with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C for high-reliability Ethernet switch timing and FPGA clocking.

For engineers reviewing the SI5338N-B04892-GM datasheet, SI5338N-B04892-GM pinout, SI5338N-B04892-GM application, or SI5338N-B04892-GM equivalent, this page delivers verified technical context, exact pin functions, real-world use-value per application, and two validated alternative parts with documented functional trade-offs.

Technical Context

The SI5338N-B04892-GM implements a dual-stage PLL architecture: a high-stability reference stage (with crystal or external clock input) followed by four independent MultiSynth™ fractional-N synthesis blocks, each driving a configurable output buffer. It supports integer and fractional frequency synthesis with <1 ppb resolution and true zero-ppm accuracy on all outputs.

Each output driver supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats at voltages from 1.5 V to 3.3 V, with independent phase adjustment (<20 ps step), frequency increment/decrement (1 ppm steps), and spread-spectrum control (0.5–5.0% spread, 33–63 kHz modulation rate).

Key Specifications

Parameter	Value and Actual Design Meaning
Output Count	Four independent clock outputs (CLK0A/B through CLK3A/B), supporting up to eight single-ended or four differential clocks.
Phase Jitter (RMS)	0.7 ps RMS (12 kHz–20 MHz), meeting PCIe Gen 3 SRNS and Gen 4 common clock jitter requirements.
Frequency Range	0.16–710 MHz per output: LVPECL/LVDS up to 710 MHz; HCSL up to 250 MHz; CMOS up to 200 MHz; SSTL/HSTL up to 350 MHz.
Input Flexibility	Supports 8–30 MHz crystal, 5–200 MHz CMOS, 5–350 MHz SSTL/HSTL, or 5–710 MHz differential reference inputs.
Supply & Power	Single 1.8/2.5/3.3 V core supply; 45 mA typical core current; output buffers powered separately (VDDO0–VDDO3, 1.4–3.63 V).
Package	24-pin QFN, 4 mm × 4 mm, 0.5 mm pitch, exposed thermal pad - optimized for space-constrained PCB layouts.
Temperature Range	–40 °C to +85 °C ambient, qualified for industrial and telecom line card deployment.

Pinout & Package

SI5338N-B04892-GM is housed in a 24-lead, 4 mm × 4 mm QFN package with wettable flank leads and an exposed thermal pad (pin 24). The package supports reflow soldering per JEDEC J-STD-020 and provides low thermal resistance (θ_JA = 37 °C/W).

Pin/Terminal	Circuit Role	Design Meaning
IN1/IN2, IN5/IN6	Differential reference inputs	Accept 5–710 MHz AC-coupled differential clocks; require external 100 Ω termination.
IN3/IN4	Single-ended reference inputs	Accept 5–200 MHz CMOS-level signals; support DC-coupled operation with internal biasing.
CLK0A/CLK0B – CLK3A/CLK3B	Differential clock outputs	Four independent pairs; each pair configurable as LVPECL, LVDS, HCSL, CML, or SSTL/HSTL.
VDDO0–VDDO3	Output buffer supply rails	Independent 1.4–3.63 V supplies per output bank-enables mixed-voltage system interfacing.
VDD	Core supply	1.8 V / 2.5 V / 3.3 V ±10% core power; powers PLL, synthesizers, and control logic.
SCL/SDA	I²C/SMBus interface	Standard 100/400 kHz I²C bus for configuration, status readback, and dynamic frequency tuning.
INTR	Interrupt output	Open-drain alarm signal indicating loss-of-lock or loss-of-signal events.
GND / RSVD_GND	Ground terminals	Multiple GND pins (pins 16, 17, 20, 21, 22) and reserved ground (pin 18) ensure low-noise return paths.

Key Features

Feature	Design Value
MultiSynth™ synthesis	Four independent fractional-N synthesizers enable any-frequency generation (0.16–710 MHz) with 0 ppm error and <1 ppb resolution.
PCIe Gen 3 SRNS compliance	Meets 0.11–0.32 ps RMS jitter requirement under separate reference no-spread conditions-validated per PCI-SIG specs.
Glitchless frequency tuning	Hardware-supported frequency increment/decrement (FINC/FDEC) enables real-time, sub-ppm adjustments without output interruption.
Programmable phase offset	±45 ns initial phase shift per output with <20 ps step resolution-critical for skew-sensitive SerDes alignment.
Spread-spectrum control	Per-output SSC with user-selectable center frequency (5–350 MHz), spread (0.5–5.0%), and modulation rate (33–63 kHz).

Applications

Ethernet Switch Timing	PCIe Gen 4 Clock Distribution
Use Scenario: Synchronizing multi-port 10 GbE/25 GbE switch ASICs and PHYs in data center top-of-rack switches. IC Role / Device Role / Timing Role: Primary clock generator delivering four low-jitter, frequency-matched clocks to switch fabric, packet processor, and SerDes lanes. Use Value: 0.7 ps RMS jitter ensures PCIe Gen 4 link stability and meets IEEE 802.3bj jitter budgets for 25G KR/KP interfaces.	Use Scenario: Providing common-reference clocks to CPU, GPU, and NVMe controllers in server motherboards. IC Role / Device Role / Timing Role: Quad-output PCIe Gen 4 common clock source compliant with SRNS spec and Intel Clock Jitter Tool validation. Use Value: Eliminates need for four discrete oscillators; supports dynamic frequency scaling via I²C without layout changes.
FPGA & SoC Clocking	Broadcast Video Timing
Use Scenario: Driving multiple clock domains in Xilinx Versal or Intel Agilex FPGAs for video processing, AI inference, and DDR memory interfaces. IC Role / Device Role / Timing Role: Configurable clock source generating independent frequencies (e.g., 100 MHz for logic, 300 MHz for transceivers, 1.2 GHz for DDR4 PHY). Use Value: Independent voltage per output (1.5–3.3 V) matches diverse FPGA I/O standards; phase alignment enables deterministic inter-domain timing.	Use Scenario: Generating SMPTE ST 2082 (12G-SDI) and ST 2081 (6G-SDI) reference clocks in broadcast camera processors and routing switchers. IC Role / Device Role / Timing Role: Precision timing engine delivering 74.25 MHz, 148.5 MHz, and 297 MHz clocks with sub-10 ps cycle-cycle jitter. Use Value: Meets SMPTE RP 184 jitter limits; spread-spectrum capability reduces EMI in dense video chassis environments.

Ethernet Switch Timing

PCIe Gen 4 Clock Distribution

Use Scenario: Synchronizing multi-port 10 GbE/25 GbE switch ASICs and PHYs in data center top-of-rack switches.

IC Role / Device Role / Timing Role: Primary clock generator delivering four low-jitter, frequency-matched clocks to switch fabric, packet processor, and SerDes lanes.

Use Value: 0.7 ps RMS jitter ensures PCIe Gen 4 link stability and meets IEEE 802.3bj jitter budgets for 25G KR/KP interfaces.

Use Scenario: Providing common-reference clocks to CPU, GPU, and NVMe controllers in server motherboards.

IC Role / Device Role / Timing Role: Quad-output PCIe Gen 4 common clock source compliant with SRNS spec and Intel Clock Jitter Tool validation.

Use Value: Eliminates need for four discrete oscillators; supports dynamic frequency scaling via I²C without layout changes.

FPGA & SoC Clocking

Broadcast Video Timing

Use Scenario: Driving multiple clock domains in Xilinx Versal or Intel Agilex FPGAs for video processing, AI inference, and DDR memory interfaces.

IC Role / Device Role / Timing Role: Configurable clock source generating independent frequencies (e.g., 100 MHz for logic, 300 MHz for transceivers, 1.2 GHz for DDR4 PHY).

Use Value: Independent voltage per output (1.5–3.3 V) matches diverse FPGA I/O standards; phase alignment enables deterministic inter-domain timing.

Use Scenario: Generating SMPTE ST 2082 (12G-SDI) and ST 2081 (6G-SDI) reference clocks in broadcast camera processors and routing switchers.

IC Role / Device Role / Timing Role: Precision timing engine delivering 74.25 MHz, 148.5 MHz, and 297 MHz clocks with sub-10 ps cycle-cycle jitter.

Use Value: Meets SMPTE RP 184 jitter limits; spread-spectrum capability reduces EMI in dense video chassis environments.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D05889-GM	Higher integration: 8 outputs, lower jitter (0.35 ps RMS), integrated EEPROM, but larger 32-QFN package.	Required where >4 outputs or tighter jitter margin (e.g., 100G optical modules) is needed; not drop-in due to pin count and footprint change.	Select when upgrading from Si5338 for higher channel density or sub-0.5 ps jitter; verify PCB land pattern and firmware compatibility.
ICS853S01AG-01LF	Fixed-frequency, non-programmable quad LVDS buffer; no PLL or synthesis; 1.2 ps RMS jitter; 16-TSSOP package.	Only suitable for static clock fanout-not for frequency translation or programmable timing; lacks I²C interface and spread spectrum.	Choose only for cost-sensitive, fixed-clock applications where flexibility and jitter performance are secondary to BOM simplicity.

Compared with Si5338N-B04892-GM, Si5332A-D05889-GM offers greater output count and lower jitter but requires PCB redesign, while ICS853S01AG-01LF provides minimal functionality at lower cost but eliminates programmability and precision synthesis entirely.

Availability

SI5338N-B04892-GM is available at Aetrix Electronics and suitable for Ethernet switch/router timing, PCIe Gen 4 host controller clocking, and broadcast video equipment requiring stable component supply across extended temperature and long production lifecycles.

Supply support for SI5338N-B04892-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and precision analog ICs for infrastructure and mobility markets.

The Si5338 product line was designed for high-performance, software-configurable clock generation in bandwidth-intensive systems-including data center switches, telecom line cards, and broadcast video platforms-where jitter, flexibility, and footprint efficiency are critical.

FAQ

What is the maximum output frequency supported by SI5338N-B04892-GM in LVPECL mode?

The SI5338N-B04892-GM supports up to 710 MHz in LVPECL output mode, as confirmed in Table 6 of the datasheet. This applies when using differential outputs with appropriate termination and load conditions. Frequencies above 350 MHz are limited to two unique values simultaneously (Fvco/4 and Fvco/6) due to VCO architecture constraints.

Does SI5338N-B04892-GM support PCIe Gen 4 Common Clock compliance?

Yes, SI5338N-B04892-GM is explicitly validated for PCIe Gen 4 Common Clock compliance with 0.15–0.45 ps RMS jitter (10 kHz–50 MHz), per Table 12 and the "Features" section. It meets the specification using a 2–4 MHz PLL bandwidth and 10 MHz CDR reference, as required by PCI-SIG Base Spec 4.0.

Can SI5338N-B04892-GM generate four different frequencies simultaneously?

Yes, SI5338N-B04892-GM uses four independent MultiSynth™ engines to synthesize four distinct output frequencies simultaneously-from 0.16 MHz to 710 MHz-with zero ppm error and sub-ppb resolution. Each output is fully independent in frequency, format, voltage, phase, and spread-spectrum settings.

What reference inputs does SI5338N-B04892-GM accept?

SI5338N-B04892-GM accepts multiple reference types: 8–30 MHz fundamental-mode crystals (on-chip oscillator), 5–200 MHz CMOS single-ended (IN3/IN4), 5–350 MHz SSTL/HSTL (IN3/IN4), or 5–710 MHz differential (IN1/IN2, IN5/IN6). All inputs support automatic loss-of-signal detection.

Is SI5338N-B04892-GM pin-compatible with other Si5338 variants?

Yes, all Si5338 variants-including SI5338N-B04892-GM-share identical 24-QFN packaging, pinout, and footprint per Skyworks' "Device Pinout by Part Number" (Section 8). Differences are limited to factory-programmed NVM content and default configuration, not physical or electrical interface.

SI5338N-B04892-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338N-B04892-GM FAQ

1.How can I place an order for SI5338N-B04892-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338N-B04892-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338N-B04892-GM reliable?

The price and inventory of SI5338N-B04892-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338N-B04892-GM is usually 5 days.

3.What payment methods are accepted for SI5338N-B04892-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338N-B04892-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338N-B04892-GM?

SI5338N-B04892-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338N-B04892-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338N-B04892-GM?

For technical support, including SI5338N-B04892-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338N-B04892-GM requirements.

6.How does Aetrix verify that SI5338N-B04892-GM is sourced from the original manufacturer or authorized distributors?

All SI5338N-B04892-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338N-B04892-GM meets industry standards.

7.What is the process for return or replacement of SI5338N-B04892-GM?

All SI5338N-B04892-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338N-B04892-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338N-B04892-GM part is unused and in its original packaging.

Return procedure for SI5338N-B04892-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…