Skyworks Solutions Inc. SI5338N-B04908-GM
- Part No.:
- SI5338N-B04908-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338N-B04908-GM.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:1,995
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338N-B04908-GM from Skyworks Solutions is a quad-output, I²C-programmable clock generator with MultiSynth™ frequency synthesis, delivering four independent low-jitter clocks (0.7 ps RMS typ) across LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats, supporting PCIe Gen 1–4 and Ethernet timing in telecom line cards and FPGA-based systems.
For engineers reviewing the SI5338N-B04908-GM datasheet, SI5338N-B04908-GM pinout, SI5338N-B04908-GM application, or SI5338N-B04908-GM equivalent, key selection criteria include its 4-output flexibility, 0 ppm synthesis accuracy, PCIe Gen 4 SRNS compliance, 24-QFN package, and I²C programmability via ClockBuilder Pro software.
Technical Context
The SI5338N-B04908-GM implements a dual-stage PLL architecture: a high-stability reference PLL (fBW = 1.6 MHz) locks to an external crystal (8–30 MHz) or differential/CMOS input (5–710 MHz), feeding four independent MultiSynth™ fractional-N synthesizers. Each output stage supports format- and voltage-selectable drivers (1.5–3.3 V) with per-output phase/frequency adjustment.
It features loss-of-signal and loss-of-lock monitoring, spread-spectrum control (0.5–5.0% at 33–63 kHz), and zero-delay mode via external feedback. The device operates across –40 to +85 °C with core supply options of 1.8/2.5/3.3 V and typical core current of 45 mA at 100 MHz on all outputs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count | Four independent differential or single-ended clock outputs (CLK0A/B through CLK3A/B) |
| Phase jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz), meeting PCIe Gen 4 common clock and SRNS requirements |
| Frequency range | 0.16–710 MHz per output, with integer/fractional synthesis and <1 ppb resolution |
| Input reference | Supports 8–30 MHz crystal, or 5–710 MHz differential/CMOS/SSTL/HSTL inputs |
| Supply voltage | Core: 1.8/2.5/3.3 V ±10%; Output buffers: independently configurable 1.5–3.3 V |
| Package | 24-pin QFN, 4 × 4 mm, 0.5 mm pitch, exposed thermal pad |
| Operating temperature | –40 °C to +85 °C ambient, qualified for industrial and telecom applications |
Pinout & Package
SI5338N-B04908-GM is housed in a 24-lead, 4 × 4 mm QFN package with wettable flanks and an exposed thermal pad. Pin assignments are fixed per the Si5338 family and validated in Skyworks' Rev. 1.6 datasheet (page 33).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1/IN2, IN5/IN6 | Differential clock inputs | Accept 5–710 MHz AC-coupled differential references; require external 100 Ω termination |
| IN3/IN4 | Single-ended clock inputs | Support 5–200 MHz CMOS or 5–350 MHz SSTL/HSTL with DC coupling |
| CLK0A/CLK0B–CLK3A/CLK3B | Differential clock outputs | Four independent pairs; each configurable as LVPECL, LVDS, HCSL, CML, or SSTL/HSTL |
| VDDO0–VDDO3 | Output buffer supplies | Independent 1.4–3.63 V rails per output bank, enabling mixed-voltage system interfacing |
| SCL/SDA | I²C interface | Standard SMBus-compatible 100/400 kHz bus for configuration and status readback |
| INTR | Interrupt output | Open-drain signal indicating loss-of-signal, loss-of-lock, or other fault conditions |
| VDD | Core supply | Single 1.8/2.5/3.3 V rail powering PLL, synthesizers, and logic; PSRR optimized |
| GND / RSVD_GND | Ground connections | Multiple dedicated GND pins and reserved ground pad for thermal and noise integrity |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis | Enables true zero-ppm frequency accuracy on all four outputs with independent fractional-N dividers |
| PCIe Gen 4 SRNS compliance | Meets 0.11–0.32 ps RMS jitter requirement under separate reference no-spread conditions (2–5 MHz PLL BW) |
| Per-output voltage & format control | Each output driver supports independent supply (1.5–3.3 V) and signal format (LVDS, HCSL, CMOS, etc.) |
| Glitchless frequency tuning | 1 ppm step size with pin-controlled increment/decrement, updating in ≤667 ns for >18 MHz outputs |
| Programmable phase offset | ±45 ns range with <20 ps step resolution, enabling precise inter-output skew alignment |
| Spread spectrum control | Configurable on any output: 0.5–5.0% spread depth, 33–63 kHz modulation rate, for EMI reduction |
Applications
| PCIe Gen 4 Switch Fabric | Ethernet 10GbE Line Card |
|---|---|
Use Scenario: High-speed switch ASIC requiring synchronized, low-jitter reference clocks for SerDes lanes and management logic. IC Role / Device Role / Timing Role: Quad clock generator providing PCIe Gen 4 common clock (100 MHz) and separate reference (125 MHz) with SRNS compliance. Use Value: Eliminates need for multiple discrete oscillators; meets Intel's PCIe Gen 4 jitter spec (≤0.45 ps RMS) without external filtering. |
Use Scenario: Carrier-grade 10GbE line card needing multiple synchronous clocks for MAC, PHY, and packet processor subsystems. IC Role / Device Role / Timing Role: Configurable clock source delivering 156.25 MHz (XAUI), 125 MHz (RX/TX), and 25 MHz (management) simultaneously. Use Value: Single-chip solution replaces three oscillators; supports both differential (LVDS) and single-ended (CMOS) loads with independent voltage control. |
| FPGA-Based Broadcast Video Router | MSAN/DSLAM Timing Module |
Use Scenario: SMPTE ST 2082-1 compliant video router using FPGA fabric for frame synchronization and routing logic. IC Role / Device Role / Timing Role: Generates SMPTE 274M (74.25 MHz), AES11 (27 MHz), and auxiliary (10 MHz) clocks with sub-20 ps inter-output skew. Use Value: Programmable phase offset aligns video pixel and audio sample clocks; low 0.7 ps RMS jitter prevents bit errors in HD-SDI links. |
Use Scenario: Multi-service access node requiring precise timing for TDM over packet, PON burst-mode control, and DSL framing. IC Role / Device Role / Timing Role: Provides 8 kHz framing clock, 1.544/2.048 MHz line rates, and 125 MHz packet processing clock from one reference. Use Value: Replaces legacy clock trees with single IC; supports holdover via crystal input and loss-of-signal detection for network resilience. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-output programmable clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D06903-GM | Higher integration: includes integrated crystal, lower power (32 mA typ), but fixed 4-output LVDS-only; no HCSL/CMOS support | Better suited for space-constrained, crystal-less designs where only LVDS outputs are needed | Select if board area and BOM count are critical and output format flexibility is not required |
| ICS853S01AGI-01LFT | Non-programmable, fixed-frequency quad LVDS buffer; no synthesis capability; 1.2 ps RMS jitter; 32-pin QFN | Limited to pre-defined frequencies; no I²C interface or dynamic reconfiguration | Choose only for cost-sensitive, static-clock applications where frequency agility is unnecessary |
Compared with Si5332A-D06903-GM and ICS853S01AGI-01LFT, SI5338N-B04908-GM uniquely delivers full I²C programmability, multi-format outputs, and zero-ppm synthesis across all four channels-making it optimal for complex, multi-protocol systems requiring field-upgradable timing.
Availability
SI5338N-B04908-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 switch fabrics, 10GbE line cards, and FPGA-based broadcast video routers requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for SI5338N-B04908-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog semiconductors, specializing in RF, timing, and precision analog solutions for infrastructure, automotive, and mobile markets.
The Si5338 product line was designed to replace multiple discrete oscillators and clock buffers in high-performance computing, networking, and telecom equipment with a single, software-configurable, low-jitter timing IC.
FAQ
What is the primary function of the SI5338N-B04908-GM?
The SI5338N-B04908-GM is a quad-output, I²C-programmable clock generator that synthesizes four independent, low-jitter clock signals from a single reference. It uses Skyworks' MultiSynth™ technology to achieve 0 ppm frequency accuracy across output frequencies ranging from 0.16 to 710 MHz in LVPECL, LVDS, HCSL, CMOS, SSTL, or HSTL formats - making SI5338N-B04908-GM ideal for PCIe, Ethernet, and FPGA timing applications.
Does the SI5338N-B04908-GM support PCIe Gen 4 timing requirements?
Yes, the SI5338N-B04908-GM meets PCIe Gen 4 common clock and Separate Reference No Spread (SRNS) specifications, delivering ≤0.32 ps RMS jitter (typical 0.11 ps) under defined test conditions (2–5 MHz PLL bandwidth, CDR = 10 MHz). This compliance is verified per PCI Express Base Specification 4.0 rev. 0.5 and confirmed using the Skyworks PCIe Clock Jitter Tool - a key capability of the SI5338N-B04908-GM.
Can the SI5338N-B04908-GM generate different output voltages simultaneously?
Yes, the SI5338N-B04908-GM provides four independent VDDOx supply pins (VDDO0–VDDO3), each configurable from 1.5 V to 3.3 V. This allows simultaneous generation of, for example, 1.8 V LVDS clocks for an FPGA and 3.3 V CMOS clocks for a microcontroller - all from a single SI5338N-B04908-GM device - eliminating level-shifting components and simplifying power domain design.
How is the SI5338N-B04908-GM programmed and configured?
The SI5338N-B04908-GM is programmed via its I²C/SMBus-compatible serial interface (SCL/SDA pins) using Skyworks' ClockBuilder Pro software. This GUI tool enables full register configuration, frequency synthesis setup, output format/voltage selection, spread-spectrum parameters, and phase offsets - then generates custom configuration files for one-time OTP programming or runtime I²C writes. No external hardware programmer is required for SI5338N-B04908-GM deployment.
What package type and thermal characteristics does the SI5338N-B04908-GM use?
The SI5338N-B04908-GM uses a 24-pin QFN package measuring 4 × 4 mm with 0.5 mm pitch and an exposed thermal pad. Its thermal resistance is θJA = 37 °C/W (still air) and θJC = 10 °C/W, enabling reliable operation up to +85 °C ambient when properly mounted on a PCB with adequate copper pour and thermal vias - a validated mechanical and thermal profile for the SI5338N-B04908-GM in industrial and telecom environments.
SI5338N-B04908-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338N-B04908-GM FAQ
1.How can I place an order for SI5338N-B04908-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338N-B04908-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338N-B04908-GM reliable?
The price and inventory of SI5338N-B04908-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338N-B04908-GM is usually 5 days.
3.What payment methods are accepted for SI5338N-B04908-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338N-B04908-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338N-B04908-GM?
SI5338N-B04908-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338N-B04908-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338N-B04908-GM?
For technical support, including SI5338N-B04908-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338N-B04908-GM requirements.
6.How does Aetrix verify that SI5338N-B04908-GM is sourced from the original manufacturer or authorized distributors?
All SI5338N-B04908-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338N-B04908-GM meets industry standards.
7.What is the process for return or replacement of SI5338N-B04908-GM?
All SI5338N-B04908-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338N-B04908-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338N-B04908-GM part is unused and in its original packaging.
Return procedure for SI5338N-B04908-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338N-B04908-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

