Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338N-B04996-GMR

Name: SI5338N-B04996-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5338N-B04996-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338N-B04996-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338N-B04996-GMR.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,985

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338N-B04996-GMR from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and support for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL output formats across 0.16–710 MHz. It replaces up to four crystal oscillators in high-speed networking and FPGA clocking applications.

For engineers reviewing the SI5338N-B04996-GMR datasheet, SI5338N-B04996-GMR pinout, SI5338N-B04996-GMR application, or SI5338N-B04996-GMR equivalent, key selection considerations include its MultiSynth™ fractional-N synthesis architecture, independent per-output voltage (1.5/1.8/2.5/3.3 V), glitchless 1 ppm frequency increment/decrement, <20 ps phase step resolution, and 4×4 mm 24-QFN package with 24-pin I²C/SMBus interface.

Technical Context

The SI5338N-B04996-GMR implements a two-stage PLL architecture: a high-stability integer-N Phase-Locked Loop (Stage 1) locks to one of six input references (crystal, CMOS, SSTL/HSTL, or differential), followed by four independent MultiSynth™ fractional-N synthesis blocks (Stage 2) generating each output. Each MultiSynth supports integer or fractional mode with 1 ppb frequency resolution and programmable initial phase offset (±45 ns).

Its output stage provides per-driver configurability: selectable signal format (LVPECL, LVDS, HCSL, CML, CMOS, SSTL, HSTL), independent VDDO supply (1.4–3.63 V), spread-spectrum modulation (0.5–5.0% down-spread, 33–63 kHz), loss-of-lock/loss-of-signal alarms, and pin- or I²C-controlled frequency/phase adjustment. The device operates across –40 to +85 °C with core supply options at 1.8 V, 2.5 V, or 3.3 V.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count & type	Four differential clock outputs (CLK0A/B through CLK3A/B); supports up to eight single-ended clocks via configuration
Phase jitter (RMS)	0.7 ps RMS typical (12 kHz–20 MHz), meeting PCIe Gen 3 SRNS and Gen 4 Common Clock requirements
Frequency range	0.16–710 MHz per output; LVPECL/LVDS up to 710 MHz, HCSL up to 250 MHz, CMOS up to 200 MHz
Input reference support	Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz)
Supply & power	Core: 1.8/2.5/3.3 V ±10%; VDDO: 1.4–3.63 V per output; 45 mA typical core current at 100 MHz on all outputs
Package	24-pin QFN, 4 × 4 mm, 0.5 mm pitch, exposed thermal pad
Operating temperature	–40 °C to +85 °C ambient, qualified for industrial and telecom line card environments

Pinout & Package

SI5338N-B04996-GMR is housed in a 4 × 4 mm, 24-lead QFN package with wettable flanks and an exposed thermal pad. Pin 1 is top-left (IN1), with pins numbered counter-clockwise. The package supports reflow soldering per JEDEC J-STD-020 (peak 260 °C) and provides low thermal resistance (θJA = 37 °C/W).

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2, IN5, IN6	Differential input pairs	Accept AC-coupled differential clock inputs up to 710 MHz; require external 100 Ω termination
IN3, IN4	Single-ended input pair	Support DC-coupled CMOS/SSTL/HSTL inputs (5–350 MHz); VIH/VIL referenced to VDD
CLK0A–CLK3B	Differential output pairs	Four independent output drivers; each configurable for LVPECL/LVDS/HCSL/CML with dedicated VDDO
VDDO0–VDDO3	Output buffer supplies	Independent 1.4–3.63 V supplies per output bank; enable mixed-voltage system interfacing
VDD	Core supply	1.8/2.5/3.3 V ±10% core power; PSRR optimized for noise immunity
SCL, SDA	I²C/SMBus interface	Standard 100/400 kHz operation; supports ClockBuilder Pro programming and runtime configuration
INTR	Interrupt output	Open-drain status indicator for loss-of-lock, loss-of-signal, or register access completion
GND, RSVD_GND	Ground connections	Multiple GND pins including reserved ground for noise isolation; thermal pad must be soldered to PCB ground plane

Key Features

Feature	Design Value
MultiSynth™ synthesis	Four independent fractional-N synthesizers enabling true zero-ppm accuracy on all outputs with 1 ppb resolution
Glitchless frequency tuning	Pin- or I²C-controlled frequency increment/decrement in 1 ppm steps without output interruption
Per-output phase control	Programmable initial phase offset (±45 ns) and fine phase adjustment (<20 ps step size) per driver
Flexible spread spectrum	Configurable down-spread (0.5–5.0%) and modulation rate (33–63 kHz) on any output to reduce EMI
PCIe Gen 4 compliance	Meets PCIe Base Spec 4.0 rev. 0.5 Common Clock jitter limits (0.15–0.45 ps RMS) with 2–5 MHz PLL bandwidth
Low-power operation	45 mA typical core current at full load; 12 mA in buffer-only mode; optimized for thermally constrained designs

Applications

Ethernet Switch/Routing	PCIe Gen 1–4 Interconnect
Use Scenario: High-density 1/10/25/100 GbE switch fabric requiring synchronized multi-rate clocks for MAC, PHY, and packet buffer interfaces. IC Role / Device Role / Timing Role: Quad clock generator providing independent 125 MHz, 156.25 MHz, 312.5 MHz, and 625 MHz clocks with sub-ps jitter to meet IEEE 802.3 and PCIe timing budgets. Use Value: Eliminates four discrete oscillators while maintaining <0.7 ps RMS jitter on all outputs-critical for SerDes CDR lock stability and BER <10⁻¹².	Use Scenario: Server motherboard with multiple PCIe Gen 3/4 slots, CPU, and NVMe SSDs demanding common-reference clocking with strict jitter compliance. IC Role / Device Role / Timing Role: PCIe Common Clock source delivering 100 MHz HCSL clocks to root complex and endpoints, plus auxiliary clocks for SATA and USB controllers. Use Value: Meets PCIe Gen 4 Common Clock RMS jitter limit (≤0.45 ps) and supports SRNS mode for Gen 3, reducing board-level clock tree complexity and BOM count.
Broadcast Video/Audio Timing	FPGA & Processor Clocking
Use Scenario: SMPTE ST 2082/2081 video over IP gateway requiring precise 74.25 MHz, 148.5 MHz, and 297 MHz pixel clocks with frame-sync alignment. IC Role / Device Role / Timing Role: Any-frequency clock synthesizer generating exact SMPTE-compliant frequencies with programmable phase offsets for genlock and lip-sync. Use Value: Enables zero-ppm frequency accuracy and <20 ps phase step resolution-essential for multi-channel video synchronization and audio sample-rate conversion.	Use Scenario: Heterogeneous compute platform with Xilinx Versal FPGA, ARM-based SoC, and DDR4/DDR5 memory subsystems needing coordinated clock domains. IC Role / Device Role / Timing Role: Centralized clock source delivering 300 MHz processor clock, 1200 MHz DDR5 PHY clock, 100 MHz PCIe reference, and 25 MHz debug clock-all from one IC. Use Value: Reduces timing skew between domains via per-output phase control and eliminates inter-clock interference using independent MultiSynth™ PLLs.

Ethernet Switch/Routing

PCIe Gen 1–4 Interconnect

Use Scenario: High-density 1/10/25/100 GbE switch fabric requiring synchronized multi-rate clocks for MAC, PHY, and packet buffer interfaces.

IC Role / Device Role / Timing Role: Quad clock generator providing independent 125 MHz, 156.25 MHz, 312.5 MHz, and 625 MHz clocks with sub-ps jitter to meet IEEE 802.3 and PCIe timing budgets.

Use Value: Eliminates four discrete oscillators while maintaining <0.7 ps RMS jitter on all outputs-critical for SerDes CDR lock stability and BER <10⁻¹².

Use Scenario: Server motherboard with multiple PCIe Gen 3/4 slots, CPU, and NVMe SSDs demanding common-reference clocking with strict jitter compliance.

IC Role / Device Role / Timing Role: PCIe Common Clock source delivering 100 MHz HCSL clocks to root complex and endpoints, plus auxiliary clocks for SATA and USB controllers.

Use Value: Meets PCIe Gen 4 Common Clock RMS jitter limit (≤0.45 ps) and supports SRNS mode for Gen 3, reducing board-level clock tree complexity and BOM count.

Broadcast Video/Audio Timing

FPGA & Processor Clocking

Use Scenario: SMPTE ST 2082/2081 video over IP gateway requiring precise 74.25 MHz, 148.5 MHz, and 297 MHz pixel clocks with frame-sync alignment.

IC Role / Device Role / Timing Role: Any-frequency clock synthesizer generating exact SMPTE-compliant frequencies with programmable phase offsets for genlock and lip-sync.

Use Value: Enables zero-ppm frequency accuracy and <20 ps phase step resolution-essential for multi-channel video synchronization and audio sample-rate conversion.

Use Scenario: Heterogeneous compute platform with Xilinx Versal FPGA, ARM-based SoC, and DDR4/DDR5 memory subsystems needing coordinated clock domains.

IC Role / Device Role / Timing Role: Centralized clock source delivering 300 MHz processor clock, 1200 MHz DDR5 PHY clock, 100 MHz PCIe reference, and 25 MHz debug clock-all from one IC.

Use Value: Reduces timing skew between domains via per-output phase control and eliminates inter-clock interference using independent MultiSynth™ PLLs.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D05889-GM	Higher integration: 8 outputs, integrated EEPROM, lower jitter (0.35 ps RMS), supports JESD204B deterministic latency	Targeted at JESD204B data converter systems and 5G wireless infrastructure where deterministic delay matters	Choose Si5332A-D05889-GM when >4 outputs, sub-0.4 ps jitter, or JESD204B SYSREF timing is required; not pin-compatible
ICS853S01IAGLF	Fixed-function 4-output LVDS clock fanout buffer; no frequency synthesis, no I²C, 1.2 ps RMS jitter, 0–200 MHz range	Used only for clock distribution-not generation-where input frequency matches output requirement exactly	Choose ICS853S01IAGLF for simple fanout of existing clocks with minimal BOM cost; lacks synthesis, phase control, or spread spectrum

Compared with SI5338N-B04996-GMR, the Si5332A-D05889-GM offers higher performance and more outputs but requires layout redesign, while the ICS853S01IAGLF provides low-cost buffering without synthesis capability-making SI5338N-B04996-GMR the optimal balance of programmability, jitter, and footprint for mid-tier networking and FPGA platforms.

Availability

SI5338N-B04996-GMR is available at Aetrix Electronics and suitable for Ethernet switch/router, PCIe Gen 1–4 interconnect, and broadcast video timing applications requiring stable component supply, long-term lifecycle support, and traceable sourcing.

Supply support for SI5338N-B04996-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for infrastructure, automotive, and mobile markets.

The SI5338N-B04996-GMR belongs to Skyworks' Si5338 family of programmable clock generators, designed specifically for high-speed digital systems requiring flexible, low-jitter multi-output timing in space-constrained industrial and telecom applications.

FAQ

What is the primary function of the SI5338N-B04996-GMR in a system design?

The SI5338N-B04996-GMR serves as an I²C-programmable quad clock generator that synthesizes four independent, low-jitter output clocks from a single input reference. Its core function is to replace multiple fixed-frequency crystal oscillators while enabling precise frequency, phase, and format configuration per output-making it ideal for FPGA, PCIe, and Ethernet timing architectures where flexibility and jitter performance are critical. SI5338N-B04996-GMR delivers this with MultiSynth™ technology and 0.7 ps RMS typical jitter.

Does the SI5338N-B04996-GMR support PCIe Gen 4 timing requirements?

Yes, the SI5338N-B04996-GMR meets PCIe Gen 4 Common Clock jitter specifications per PCI-SIG Base Specification 4.0 rev. 0.5, delivering ≤0.45 ps RMS jitter (10 kHz–50 MHz) when configured with a 2–5 MHz PLL bandwidth and 100 MHz HCSL outputs. It also complies with PCIe Gen 3 SRNS mode and supports spread-spectrum modulation to further reduce EMI in dense server environments. SI5338N-B04996-GMR achieves this without requiring external loop filters or calibration.

How many input reference sources can the SI5338N-B04996-GMR accept simultaneously?

The SI5338N-B04996-GMR supports up to six physical input terminals (IN1/IN2, IN3/IN4, IN5/IN6), allowing connection of one differential crystal oscillator (8–30 MHz), one differential clock (5–710 MHz), or one single-ended clock (5–350 MHz) at a time. While all six pins are physically present, only one reference source is active per configuration-the device does not aggregate or switch between multiple live inputs dynamically. SI5338N-B04996-GMR uses internal multiplexing to select among supported input types during initialization or I²C reconfiguration.

Can the SI5338N-B04996-GMR generate different output voltages on each channel?

Yes, the SI5338N-B04996-GMR provides independent VDDO supplies (VDDO0–VDDO3) for each of its four output banks, supporting 1.5 V, 1.8 V, 2.5 V, or 3.3 V per driver. This enables direct interfacing with mixed-voltage components-for example, driving a 1.8 V FPGA I/O bank, a 2.5 V SerDes PHY, a 3.3 V microcontroller, and a 1.5 V memory controller-all from a single SI5338N-B04996-GMR without level shifters. Each VDDO pin must be decoupled locally per datasheet guidelines.

Is ClockBuilder Pro software required to configure the SI5338N-B04996-GMR?

No, ClockBuilder Pro is optional but strongly recommended for initial configuration and validation of the SI5338N-B04996-GMR. The device supports full I²C/SMBus read/write access to all registers, enabling custom firmware-based programming. However, ClockBuilder Pro automates register calculation, performs jitter and phase margin analysis, generates configuration files, and validates PCIe/Ethernet compliance-reducing development time significantly. SI5338N-B04996-GMR ships pre-programmed with factory defaults, but full feature utilization requires configuration via ClockBuilder Pro or equivalent register-level control.

SI5338N-B04996-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338N-B04996-GMR FAQ

1.How can I place an order for SI5338N-B04996-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338N-B04996-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338N-B04996-GMR reliable?

The price and inventory of SI5338N-B04996-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338N-B04996-GMR is usually 5 days.

3.What payment methods are accepted for SI5338N-B04996-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338N-B04996-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338N-B04996-GMR?

SI5338N-B04996-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338N-B04996-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338N-B04996-GMR?

For technical support, including SI5338N-B04996-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338N-B04996-GMR requirements.

6.How does Aetrix verify that SI5338N-B04996-GMR is sourced from the original manufacturer or authorized distributors?

All SI5338N-B04996-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338N-B04996-GMR meets industry standards.

7.What is the process for return or replacement of SI5338N-B04996-GMR?

All SI5338N-B04996-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338N-B04996-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338N-B04996-GMR part is unused and in its original packaging.

Return procedure for SI5338N-B04996-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…