Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338N-B05167-GM

Name: SI5338N-B05167-GM
Brand: Skyworks Solutions Inc.
SKU: SI5338N-B05167-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338N-B05167-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338N-B05167-GM.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,372

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338N-B05167-GM from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C. It replaces up to four crystal oscillators in high-speed serial interface timing applications such as PCIe root complexes and FPGA-based networking platforms.

For engineers reviewing the SI5338N-B05167-GM datasheet, SI5338N-B05167-GM pinout, SI5338N-B05167-GM application, or SI5338N-B05167-GM equivalent, key selection considerations include its MultiSynth™-based any-frequency synthesis (0.16–710 MHz per output), independent output voltage support (1.5/1.8/2.5/3.3 V), spread-spectrum capability (0.5–5.0% down-spread), and 24-pin 4×4 mm QFN package with I²C/SMBus configuration.

Technical Context

The SI5338N-B05167-GM implements a two-stage PLL architecture: a high-stability integer-N PLL (Stage 1) locks to one of six input references (crystal, CMOS, SSTL/HSTL, or differential), followed by four independent MultiSynth™ fractional-N synthesis blocks (Stage 2) generating precise output frequencies. Each output driver supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats with programmable slew rate, termination, and common-mode voltage.

It features loss-of-lock and loss-of-signal monitoring, independent 20-ps phase increment/decrement control, glitchless frequency tuning in 1 ppm steps, and external feedback mode for zero-delay operation. The device uses on-chip OTP memory for factory-programmed configurations and supports runtime reprogramming via I²C at up to 400 kHz.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count & type	Four configurable outputs: up to four differential (LVPECL/LVDS/HCSL/CML) or eight single-ended (CMOS/SSTL/HSTL), or mixed
Frequency range	0.16–710 MHz per output; supports PCIe Gen 4 (100 MHz HCSL), 10 GbE (156.25 MHz), and broadcast video (27/74.25/148.5 MHz)
Phase jitter (RMS)	0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 3 SRNS & Gen 4 Common Clock specs
Supply voltages	Core: 1.8/2.5/3.3 V ±10%; output buffers: independently selectable 1.5/1.8/2.5/3.3 V per driver
Input reference options	Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz)
Package	24-pin QFN, 4 × 4 mm, 0.5 mm pitch, exposed thermal pad
Operating temperature	–40 to +85 °C ambient; qualified per industrial-grade reliability standards

Pinout & Package

SI5338N-B05167-GM is housed in a 24-pin, 4 × 4 mm QFN package with wettable flank leads and an exposed thermal pad (pin 24). Pin 1 is top-left corner (IN1), pin numbering proceeds counter-clockwise. The package supports standard reflow profiles and requires controlled impedance routing for differential inputs/outputs.

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2	Differential input pair	Accepts 5–710 MHz AC-coupled differential clock; internal 100 Ω termination enabled
IN3, IN4	Single-ended input pair	Supports CMOS/SSTL/HSTL inputs (5–350 MHz); each pin configurable as separate reference
IN5, IN6	Differential input pair	Second differential reference path; identical electrical specs to IN1/IN2
CLK0A, CLK0B – CLK3A, CLK3B	Differential output pairs	Four independent LVPECL/LVDS/HCSL/CML outputs; each pair supports independent format/voltage
VDDO0–VDDO3	Output buffer supplies	Separate 1.5/1.8/2.5/3.3 V supplies per output bank; decoupling required per bank
VDD	Core supply	1.8/2.5/3.3 V core; PSRR > 60 dB across 10 kHz–100 MHz
SCL, SDA	I²C interface	Standard-mode (100 kHz) and fast-mode (400 kHz) compatible; pull-ups required externally
INTR	Interrupt output	Open-drain status indicator for loss-of-lock, loss-of-signal, or configuration error

Key Features

Feature	Design Value
MultiSynth™ synthesis	Four independent fractional-N synthesizers enabling true zero-ppm accuracy on all outputs simultaneously
PCIe Gen 3 SRNS & Gen 4 compliance	Validated 0.11–0.45 ps RMS jitter performance under PCIe-defined measurement conditions (AN562, Intel Clock Jitter Tool)
Independent output voltage per driver	Each output bank (CLK0–CLK3) powered by dedicated VDDOx rail-enables mixed-voltage system interfacing without level shifters
Glitchless frequency tuning	Hardware-supported 1 ppm step size via PINC/FINC pins; no output interruption during dynamic frequency adjustment
Programmable spread spectrum	Configurable down-spread (0.5–5.0%) and modulation rate (33–63 kHz) on any output to reduce EMI in dense PCB layouts
External feedback mode	Enables zero-delay clock distribution by feeding back a system clock to the PLL reference path

Applications

PCIe Gen 4 Root Complex Timing	Ethernet Switch Fabric Clocking
Use Scenario: Providing synchronized 100 MHz HCSL clocks to CPU, GPU, and NVMe controllers in a server motherboard with multiple PCIe 4.0 x16 slots. IC Role / Device Role / Timing Role: Quad-output clock generator delivering low-jitter, phase-aligned reference clocks meeting PCIe Gen 4 Common Clock jitter mask (0.45 ps RMS). Use Value: Eliminates need for four discrete oscillators; reduces BOM cost and board area while ensuring inter-lane skew < 100 ps.	Use Scenario: Generating 156.25 MHz (10 GbE), 312.5 MHz (25 GbE), and 125 MHz (1 GbE) clocks for multi-rate Ethernet switch ASICs and PHYs. IC Role / Device Role / Timing Role: Any-frequency synthesizer producing exact line rates with independent format selection (LVDS for ASIC, HCSL for PHY). Use Value: Enables single-component support for 1/10/25 GbE ports; avoids external dividers/multipliers and associated jitter accumulation.
Broadcast Video Sync Generator	FPGA-Based Telecom Line Card
Use Scenario: Delivering SMPTE ST 2082 (27 GHz baseband), ST 2081 (74.25 MHz), and ST 292 (27 MHz) reference clocks to video processing FPGAs and serializers. IC Role / Device Role / Timing Role: Precision clock generator with sub-20 ps phase step resolution for frame-accurate genlock and lip-sync alignment. Use Value: Replaces crystal+PLL combos; enables real-time format switching without reconfiguration delay or phase discontinuity.	Use Scenario: Providing 155.52 MHz (OC-3), 622.08 MHz (OC-12), and 2.488 GHz (OC-48) clocks to SONET/SDH framers and SerDes in carrier-grade line cards. IC Role / Device Role / Timing Role: High-stability clock source with OC-12 compliant jitter (< 1 ps RMS) and loss-of-signal alarm for network uptime monitoring. Use Value: Meets Telcordia GR-1244-CORE jitter requirements; simplifies clock tree design versus discrete PLL solutions.

PCIe Gen 4 Root Complex Timing

Ethernet Switch Fabric Clocking

Use Scenario: Providing synchronized 100 MHz HCSL clocks to CPU, GPU, and NVMe controllers in a server motherboard with multiple PCIe 4.0 x16 slots.

IC Role / Device Role / Timing Role: Quad-output clock generator delivering low-jitter, phase-aligned reference clocks meeting PCIe Gen 4 Common Clock jitter mask (0.45 ps RMS).

Use Value: Eliminates need for four discrete oscillators; reduces BOM cost and board area while ensuring inter-lane skew < 100 ps.

Use Scenario: Generating 156.25 MHz (10 GbE), 312.5 MHz (25 GbE), and 125 MHz (1 GbE) clocks for multi-rate Ethernet switch ASICs and PHYs.

IC Role / Device Role / Timing Role: Any-frequency synthesizer producing exact line rates with independent format selection (LVDS for ASIC, HCSL for PHY).

Use Value: Enables single-component support for 1/10/25 GbE ports; avoids external dividers/multipliers and associated jitter accumulation.

Broadcast Video Sync Generator

FPGA-Based Telecom Line Card

Use Scenario: Delivering SMPTE ST 2082 (27 GHz baseband), ST 2081 (74.25 MHz), and ST 292 (27 MHz) reference clocks to video processing FPGAs and serializers.

IC Role / Device Role / Timing Role: Precision clock generator with sub-20 ps phase step resolution for frame-accurate genlock and lip-sync alignment.

Use Value: Replaces crystal+PLL combos; enables real-time format switching without reconfiguration delay or phase discontinuity.

Use Scenario: Providing 155.52 MHz (OC-3), 622.08 MHz (OC-12), and 2.488 GHz (OC-48) clocks to SONET/SDH framers and SerDes in carrier-grade line cards.

IC Role / Device Role / Timing Role: High-stability clock source with OC-12 compliant jitter (< 1 ps RMS) and loss-of-signal alarm for network uptime monitoring.

Use Value: Meets Telcordia GR-1244-CORE jitter requirements; simplifies clock tree design versus discrete PLL solutions.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad-output programmable clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D05167-GM	Higher integration: 8 outputs, dual-loop architecture, lower jitter (0.35 ps RMS), supports JESD204B deterministic latency	Targeted at JESD204B ADC/DAC synchronization and 5G wireless infrastructure requiring sub-100 fs jitter	Select when >4 outputs, tighter jitter, or deterministic latency are required; higher cost and larger 32-QFN package
ICS8430I-01T	Fixed-frequency, non-programmable quad LVDS generator; 1.2 ps RMS jitter; no I²C interface or spread spectrum	Used in cost-sensitive, static-clocking applications like legacy storage controllers where frequency agility is unnecessary	Select only for fixed-frequency deployments with no field reconfiguration needs; lacks Si5338N-B05167-GM's flexibility and PCIe compliance

Compared with Si5332A-D05167-GM, SI5338N-B05167-GM offers lower system cost and smaller footprint for mid-tier applications, while compared with ICS8430I-01T, it delivers field-programmable frequency agility and PCIe Gen 4 readiness-critical for evolving data center and telecom platforms.

Availability

SI5338N-B05167-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 server motherboards, multi-rate Ethernet switches, and broadcast video equipment requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.

Supply support for SI5338N-B05167-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and precision analog components for communications, automotive, and industrial markets.

The Si5338 family was designed specifically for high-performance, multi-protocol clock generation in data center, networking, and broadcast infrastructure-emphasizing low jitter, configurability, and PCIe/SONET/Ethernet compliance.

FAQ

What is the maximum output frequency supported by SI5338N-B05167-GM?

The SI5338N-B05167-GM supports up to 710 MHz on LVPECL/LVDS/CML outputs, 350 MHz on SSTL/HSTL, 250 MHz on HCSL, and 200 MHz on CMOS. Frequencies above 350 MHz are limited to two unique values simultaneously (Fvco/4 and Fvco/6) due to VCO architecture constraints. All outputs maintain 0.7 ps RMS jitter at rated frequencies.

Does SI5338N-B05167-GM support PCIe Gen 4 Common Clock compliance?

Yes, SI5338N-B05167-GM is validated for PCIe Gen 4 Common Clock compliance with 0.15–0.45 ps RMS jitter (10 kHz–50 MHz band) using 100 MHz HCSL outputs and a 2–5 MHz PLL bandwidth. This meets PCI-SIG Base Specification 4.0 rev. 0.5 requirements when configured per AN562 and measured with the Skyworks PCIe Clock Jitter Tool.

Can SI5338N-B05167-GM generate different output voltages on each channel?

Yes, SI5338N-B05167-GM provides independent VDDO0–VDDO3 supply pins, allowing each of the four output banks to operate at 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This enables direct interfacing with mixed-voltage devices (e.g., 1.8 V FPGA I/O and 3.3 V legacy PHYs) without external level shifters or resistive dividers.

How is SI5338N-B05167-GM programmed and configured?

SI5338N-B05167-GM is configured via an I²C/SMBus-compatible serial interface (SCL/SDA pins) operating at up to 400 kHz. Configuration is simplified using Skyworks' ClockBuilder Pro software, which generates register maps and .c files for embedded initialization. Factory-programmed configurations are stored in on-chip OTP memory.

What package type and thermal characteristics does SI5338N-B05167-GM use?

SI5338N-B05167-GM uses a 24-pin QFN package (4 × 4 mm, 0.5 mm pitch) with an exposed thermal pad. Its thermal resistance is θJA = 37 °C/W (still air) and θJC = 10 °C/W, enabling reliable operation at full load across –40 to +85 °C ambient. The package supports standard lead-free reflow profiles and requires 10 µF bulk + 0.1 µF local decoupling per VDD/VDDO rail.

SI5338N-B05167-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338N-B05167-GM FAQ

1.How can I place an order for SI5338N-B05167-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338N-B05167-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338N-B05167-GM reliable?

The price and inventory of SI5338N-B05167-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338N-B05167-GM is usually 5 days.

3.What payment methods are accepted for SI5338N-B05167-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338N-B05167-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338N-B05167-GM?

SI5338N-B05167-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338N-B05167-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338N-B05167-GM?

For technical support, including SI5338N-B05167-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338N-B05167-GM requirements.

6.How does Aetrix verify that SI5338N-B05167-GM is sourced from the original manufacturer or authorized distributors?

All SI5338N-B05167-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338N-B05167-GM meets industry standards.

7.What is the process for return or replacement of SI5338N-B05167-GM?

All SI5338N-B05167-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338N-B05167-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338N-B05167-GM part is unused and in its original packaging.

Return procedure for SI5338N-B05167-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…