Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338N-B05174-GMR

Name: SI5338N-B05174-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5338N-B05174-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338N-B05174-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338N-B05174-GMR.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,405

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338N-B05174-GMR from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C in a 4 × 4 mm 24-QFN package. It replaces up to four crystal oscillators in Ethernet switch/router and FPGA clocking systems.

For engineers reviewing the SI5338N-B05174-GMR datasheet, SI5338N-B05174-GMR pinout, SI5338N-B05174-GMR application, or SI5338N-B05174-GMR equivalent, key selection considerations include its MultiSynth™-based any-frequency synthesis (0.16–710 MHz per output), independent output voltage control (1.5/1.8/2.5/3.3 V), spread-spectrum capability (0.5–5.0% down-spread), and I²C/SMBus programmability with ClockBuilder Pro support.

Technical Context

The SI5338N-B05174-GMR implements a two-stage PLL architecture: a high-stability reference stage (with crystal or external clock input) feeding a fractional-N MultiSynth™ synthesis stage per output. Each of the four outputs features independent R, M, and P dividers enabling integer or fractional frequency generation with true zero-ppm accuracy.

It supports flexible input references - including 8–30 MHz crystals, 5–200 MHz CMOS, 5–350 MHz SSTL/HSTL, and 5–710 MHz differential inputs - and delivers configurable output formats (LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL) with per-output supply voltage (VDDOx) and programmable phase/frequency increment/decrement (20 ps / 1 ppm resolution).

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps typ (12 kHz–20 MHz); meets PCIe Gen 3 SRNS and GbE jitter requirements
Output Frequency Range	0.16–710 MHz per channel; supports LVPECL/LVDS up to 710 MHz, HCSL up to 250 MHz, CMOS up to 200 MHz
Input Reference Support	Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz)
Supply Voltages	Core: 1.8/2.5/3.3 V; Output buffers: independently configurable 1.5/1.8/2.5/3.3 V per driver
Package	24-pin QFN, 4 × 4 mm, 0.5 mm pitch; RoHS-compliant, moisture-sensitive level 3
Operating Temperature	–40 to +85 °C ambient; qualified for industrial and telecom line card environments
I²C Interface	SMBus-compatible, 100 kHz / 400 kHz standard/fast mode; supports ClockBuilder Pro configuration

Pinout & Package

SI5338N-B05174-GMR is housed in a 24-lead, 4 × 4 mm QFN package with exposed thermal pad. Pin 1 is top-left corner (IN1), and pin numbering proceeds counterclockwise. The package supports reflow soldering per JEDEC J-STD-020 (peak 260 °C).

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2, IN5, IN6	Differential clock inputs	Accept 5–710 MHz AC-coupled differential clocks; require external 100 Ω termination
IN3, IN4	Single-ended clock inputs	Support 5–200 MHz CMOS; VIH = 0.7×VDD, VIL = 0.3×VDD
CLK0A–CLK3B	Differential output pairs	Four independent output drivers; each pair (e.g., CLK0A/CLK0B) delivers one clock signal
VDDO0–VDDO3	Output buffer supplies	Independent 1.5/1.8/2.5/3.3 V supplies per output bank; enable mixed-voltage system interfacing
VDD	Core supply	Single 1.8/2.5/3.3 V core supply; PSRR optimized for low-noise timing performance
SCL, SDA	I²C interface	Standard bidirectional SMBus-compatible serial interface for register programming and status readback
INTR	Interrupt output	Open-drain alarm pin indicating loss-of-lock or loss-of-signal events

Key Features

Feature	Design Value
MultiSynth™ synthesis engine	Enables independent, any-frequency generation on all four outputs with 0 ppm precision and <1 ppb resolution
PCIe Gen 1–4 compliance	Meets Common Clock and Gen 3 SRNS jitter specs (0.11–0.45 ps RMS), validated with Intel Clock Jitter Tool
Programmable spread spectrum	Configurable down-spread (0.5–5.0%) and modulation rate (33–63 kHz) per output to reduce EMI
Glitchless frequency tuning	Independent ±1 ppm step frequency increment/decrement via pin or I²C, with 667 ns update time >18 MHz
Per-output phase adjustment	±45 ns range in <20 ps steps enables precise skew management across multi-clock domains

Applications

Ethernet Switch/Router Timing	PCIe Gen 3/4 Clocking
Use Scenario: High-density 1/10 GbE switching fabric requiring synchronized clocks across PHYs, MACs, and packet processors. IC Role / Device Role / Timing Role: Quad clock generator providing independent 125 MHz, 156.25 MHz, and 250 MHz clocks with sub-ps jitter and deterministic skew control. Use Value: Enables deterministic latency and eliminates inter-chip timing violations in multi-lane SerDes systems.	Use Scenario: Server motherboard or accelerator card with multiple PCIe Gen 3/4 slots needing compliant common clock or SRNS reference. IC Role / Device Role / Timing Role: PCIe-compliant clock source delivering 100 MHz differential HCSL clocks with <0.32 ps RMS jitter (Gen 3 SRNS). Use Value: Passes PCIe Gen 4 CEM compliance testing without external jitter cleaners or reclockers.
FPGA & Processor Clocking	Broadcast Video/Audio Timing
Use Scenario: Heterogeneous SoC/FPGA platform with mixed-voltage peripherals (DDR4, PCIe, USB, GigE) requiring isolated, format-flexible clocks. IC Role / Device Role / Timing Role: Configurable quad-output generator supplying 100 MHz LVDS (FPGA core), 300 MHz LVPECL (SerDes), 200 MHz CMOS (USB PHY), and 150 MHz SSTL (DDR4 controller). Use Value: Eliminates need for discrete oscillators and level translators; reduces BOM count and layout complexity.	Use Scenario: SMPTE ST 2110 IP video router with genlock, frame sync, and audio sample rate conversion requirements. IC Role / Device Role / Timing Role: Any-frequency synthesizer generating 27 MHz (SDI), 74.25 MHz (HD), 148.5 MHz (3G-SDI), and 48 kHz audio word clock from a single 25 MHz reference. Use Value: Supports seamless format switching and multi-standard broadcast infrastructure with zero-ppm frequency accuracy.

Ethernet Switch/Router Timing

PCIe Gen 3/4 Clocking

Use Scenario: High-density 1/10 GbE switching fabric requiring synchronized clocks across PHYs, MACs, and packet processors.

IC Role / Device Role / Timing Role: Quad clock generator providing independent 125 MHz, 156.25 MHz, and 250 MHz clocks with sub-ps jitter and deterministic skew control.

Use Value: Enables deterministic latency and eliminates inter-chip timing violations in multi-lane SerDes systems.

Use Scenario: Server motherboard or accelerator card with multiple PCIe Gen 3/4 slots needing compliant common clock or SRNS reference.

IC Role / Device Role / Timing Role: PCIe-compliant clock source delivering 100 MHz differential HCSL clocks with <0.32 ps RMS jitter (Gen 3 SRNS).

Use Value: Passes PCIe Gen 4 CEM compliance testing without external jitter cleaners or reclockers.

FPGA & Processor Clocking

Broadcast Video/Audio Timing

Use Scenario: Heterogeneous SoC/FPGA platform with mixed-voltage peripherals (DDR4, PCIe, USB, GigE) requiring isolated, format-flexible clocks.

IC Role / Device Role / Timing Role: Configurable quad-output generator supplying 100 MHz LVDS (FPGA core), 300 MHz LVPECL (SerDes), 200 MHz CMOS (USB PHY), and 150 MHz SSTL (DDR4 controller).

Use Value: Eliminates need for discrete oscillators and level translators; reduces BOM count and layout complexity.

Use Scenario: SMPTE ST 2110 IP video router with genlock, frame sync, and audio sample rate conversion requirements.

IC Role / Device Role / Timing Role: Any-frequency synthesizer generating 27 MHz (SDI), 74.25 MHz (HD), 148.5 MHz (3G-SDI), and 48 kHz audio word clock from a single 25 MHz reference.

Use Value: Supports seamless format switching and multi-standard broadcast infrastructure with zero-ppm frequency accuracy.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D05174-GM	Lower jitter (0.35 ps RMS), integrated crystal option, higher max output frequency (1.2 GHz), but requires different ClockBuilder configuration flow	Targeted at ultra-low-jitter 5G and optical transport; not drop-in compatible due to register map and pinout differences	Select when sub-0.4 ps RMS jitter and >710 MHz outputs are required; expect PCB and firmware redesign.
ICS8430I-01T	Fixed-frequency quad LVDS generator (no I²C programming), 1.2 ps RMS jitter, 0.1–700 MHz range, 3.3 V only	Designed for cost-sensitive, fixed-clock applications like legacy telecom line cards; lacks spread spectrum or phase adjust	Choose for simple, unprogrammable clock fanout where flexibility is unnecessary and jitter budget allows ≥1.2 ps RMS.

Compared with Si5332A-D05174-GM and ICS8430I-01T, the SI5338N-B05174-GMR uniquely balances field-programmability, PCIe Gen 4 compliance, and industrial temperature operation in a compact QFN - making it optimal for reconfigurable embedded systems where design reuse and future-proofing matter more than absolute minimum jitter.

Availability

SI5338N-B05174-GMR is available at Aetrix Electronics and suitable for Ethernet switch/router timing, PCIe Gen 3/4 clocking, and FPGA/processor clocking applications requiring stable component supply, long-term lifecycle support, and traceable sourcing.

Supply support for SI5338N-B05174-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management ICs for infrastructure, automotive, and mobile markets.

The SI5338N-B05174-GMR belongs to Skyworks' Si5338 family of programmable clock generators, designed specifically for high-performance, multi-protocol timing in datacenter, telecom, and broadcast equipment where flexibility, low jitter, and small footprint are critical.

FAQ

What is the maximum output frequency supported by SI5338N-B05174-GMR in LVPECL mode?

The SI5338N-B05174-GMR supports LVPECL output frequencies up to 710 MHz. This is confirmed in Table 6 of the datasheet under "Output Clocks (Differential)" for LVPECL/LVDS/CML. Operation above 350 MHz is limited to two unique frequencies simultaneously (Fvco/4 and Fvco/6), and requires proper layout for signal integrity. The SI5338N-B05174-GMR achieves this while maintaining 0.7 ps RMS jitter at 125 MHz and meeting PCIe Gen 4 jitter requirements.

Does SI5338N-B05174-GMR support spread-spectrum clocking (SSC), and what parameters are configurable?

Yes, the SI5338N-B05174-GMR supports fully programmable spread-spectrum clocking on any output. Per Table 5, SSC parameters include spread deviation (0.5–5.0%), modulation rate (33–63 kHz), and direction (down-spread only). Default settings are 0.5% down-spread at ~31.5 kHz. Configuration is performed via I²C registers or ClockBuilder Pro software. The SI5338N-B05174-GMR uses this to reduce EMI in dense PCB layouts without affecting timing margin.

Can SI5338N-B05174-GMR operate with a 25 MHz crystal input?

No - the SI5338N-B05174-GMR supports crystal inputs only in the 8–30 MHz range, but 25 MHz falls within that range and is explicitly validated. Table 8–11 confirm compatibility with crystals up to 30 MHz, and Table 12 lists jitter test conditions using a 25 MHz crystal reference. The SI5338N-B05174-GMR's on-chip oscillator circuit accommodates 25 MHz with recommended 18 pF load capacitance and ≤75 Ω ESR, ensuring stable lock and low additive jitter.

How many independent output voltage supplies does SI5338N-B05174-GMR provide?

The SI5338N-B05174-GMR provides four independent output buffer supply pins: VDDO0, VDDO1, VDDO2, and VDDO3. Each can be set to 1.5 V, 1.8 V, 2.5 V, or 3.3 V, enabling simultaneous generation of LVDS (2.5 V), HCSL (1.8 V), CMOS (3.3 V), and SSTL (1.5 V) signals from a single device. This eliminates level-shifting components and simplifies power domain partitioning in complex systems using the SI5338N-B05174-GMR.

Is SI5338N-B05174-GMR pin-compatible with other Si5338 variants such as SI5338A or SI5338B?

Yes - all Si5338 variants, including SI5338N-B05174-GMR, share identical 24-QFN pinout, package dimensions, and footprint per Section 9 and 8 of the datasheet. Differences lie in factory-programmed NVM content (e.g., default frequencies, output formats), not pin function or electrical behavior. Hardware designs using SI5338N-B05174-GMR can accommodate other Si5338 variants without PCB changes, though firmware configuration may require adjustment to match the new part's preloaded settings.

SI5338N-B05174-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338N-B05174-GMR FAQ

1.How can I place an order for SI5338N-B05174-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338N-B05174-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338N-B05174-GMR reliable?

The price and inventory of SI5338N-B05174-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338N-B05174-GMR is usually 5 days.

3.What payment methods are accepted for SI5338N-B05174-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338N-B05174-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338N-B05174-GMR?

SI5338N-B05174-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338N-B05174-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338N-B05174-GMR?

For technical support, including SI5338N-B05174-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338N-B05174-GMR requirements.

6.How does Aetrix verify that SI5338N-B05174-GMR is sourced from the original manufacturer or authorized distributors?

All SI5338N-B05174-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338N-B05174-GMR meets industry standards.

7.What is the process for return or replacement of SI5338N-B05174-GMR?

All SI5338N-B05174-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338N-B05174-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338N-B05174-GMR part is unused and in its original packaging.

Return procedure for SI5338N-B05174-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…