Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338N-B05263-GM

Name: SI5338N-B05263-GM
Brand: Skyworks Solutions Inc.
SKU: SI5338N-B05263-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338N-B05263-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338N-B05263-GM.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,491

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338N-B05263-GM from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 and SRNS compliance, and MultiSynth™ frequency synthesis supporting 0.16–710 MHz output ranges across LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats. It replaces up to four crystal oscillators in high-speed serial interface timing applications.

For engineers reviewing the SI5338N-B05263-GM datasheet, SI5338N-B05263-GM pinout, SI5338N-B05263-GM application, or SI5338N-B05263-GM equivalent, key selection criteria include PCIe Gen 4 common-clock jitter (0.15–0.45 ps RMS), independent per-output voltage control (1.5/1.8/2.5/3.3 V), 24-pin 4×4 mm QFN package, and I²C/SMBus programmability with ClockBuilder Pro support.

Technical Context

The SI5338N-B05263-GM implements a two-stage PLL architecture: a high-stability reference stage followed by four independent MultiSynth™ fractional-N synthesizers, each driving one output pair. Its input flexibility supports external crystals (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), and differential clocks (5–710 MHz).

Each output driver supports independent format selection, voltage supply (VDDOx), phase offset (±45 ns, <20 ps step), and spread-spectrum modulation (0.5–5.0% spread, 33–63 kHz rate). Loss-of-lock and loss-of-signal alarms, plus glitchless frequency increment/decrement (1 ppm steps), enable robust system-level timing control.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 4 common-clock jitter spec (0.15–0.45 ps RMS)
Output Frequency Range	0.16–710 MHz per channel; supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats
Input Reference Support	Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz)
Supply Voltages	Core: 1.8/2.5/3.3 V; Output buffers: independently configurable 1.5/1.8/2.5/3.3 V
Package	24-pin QFN, 4 × 4 mm, 0.5 mm pitch; RoHS-compliant, –40 to +85 °C operating range
Interface	I²C/SMBus-compatible serial interface; programmable via ClockBuilder Pro software
PCIe Compliance	Gen 1/2/3/4 Common Clock and Gen 3 SRNS compliant; validated with Intel Clock Jitter Tool

Pinout & Package

SI5338N-B05263-GM is housed in a 24-lead, 4 × 4 mm QFN package with exposed thermal pad. Pin assignments follow the standard Si5338 top-view layout: IN1/IN2 (differential ref 1), IN3/IN4 (single-ended ref 2/3), IN5/IN6 (differential ref 4/5), CLK0A/CLK0B through CLK3A/CLK3B (four differential output pairs), VDDO0–VDDO3 (independent output supply pins), VDD (core supply), SCL/SDA (I²C bus), INTR (interrupt output), and GND/RSVD_GND.

Pin/Terminal	Circuit Role	Design Meaning
CLK0A / CLK0B	Differential Output Pair 0	LVPECL/LVDS/HCSL/CML-capable; independently configured frequency, format, and VDDO0 voltage
CLK1A / CLK1B	Differential Output Pair 1	Same configurability as CLK0; supports integer/fractional synthesis and phase adjustment
CLK2A / CLK2B	Differential Output Pair 2	Independent MultiSynth™ channel; enables simultaneous multi-frequency generation up to 710 MHz
CLK3A / CLK3B	Differential Output Pair 3	Final output channel; supports spread-spectrum modulation and loss-of-signal monitoring
VDDO0–VDDO3	Output Buffer Supplies	Separate 1.5/1.8/2.5/3.3 V rails per output pair; eliminates level-shifting components
SCL / SDA	I²C Serial Interface	Standard 100/400 kHz operation; enables full register configuration and status readback
INTR	Interrupt Output	Open-drain signal indicating loss-of-lock, loss-of-signal, or other fault conditions
IN1–IN6	Reference Inputs	Supports up to six reference sources: two differential (IN1/IN2, IN5/IN6), two single-ended (IN3/IN4)

Key Features

Feature	Design Value
MultiSynth™ Synthesis	Four independent fractional-N synthesizers enabling true zero-ppm accuracy on all outputs without external VCXOs
PCIe Gen 4 Timing Compliance	Validated 0.15–0.45 ps RMS jitter in common-clock mode; meets PCI-SIG Base Spec 4.0 rev 0.5 requirements
Per-Output Voltage Control	Individual VDDOx pins allow mixed-voltage clock distribution (e.g., 1.8 V FPGA core + 3.3 V legacy peripheral)
Glitchless Frequency Tuning	Hardware-supported ±1 ppm frequency increment/decrement with sub-ns phase continuity
Programmable Phase Offset	±45 ns range with <20 ps resolution per output; enables precise skew management in SerDes lanes
Spread Spectrum Modulation	Configurable 0.5–5.0% down-spread at 33–63 kHz on any output; reduces EMI without affecting timing margins

Applications

PCIe Gen 4 Server Backplane	Ethernet Switch Timing
Use Scenario: Providing synchronized 100 MHz common clock to multiple PCIe Gen 4 endpoints and root complexes in a 1U server backplane with strict jitter budget. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four low-jitter, independently configured clocks meeting PCIe Gen 4 common-clock jitter spec (0.15–0.45 ps RMS). Use Value: Eliminates need for four discrete oscillators; reduces board area by >60% and enables dynamic frequency tuning during link training.	Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10/25 GbE PHYs and switch fabric in a modular Ethernet chassis. IC Role / Device Role / Timing Role: Any-frequency clock synthesizer producing exact IEEE 802.3-compliant rates with <1 ps RMS jitter on all outputs. Use Value: Supports multi-rate PHY coexistence on single board; avoids external dividers/multipliers and associated jitter accumulation.
Broadcast Video Master Clock	FPGA-Based Test Equipment
Use Scenario: Delivering SMPTE ST 2059-2–compliant 27 MHz, 74.25 MHz, and 148.5 MHz reference clocks to video encoder/decoder ASICs and serializers in broadcast infrastructure. IC Role / Device Role / Timing Role: Precision clock generator with <20 ps phase step resolution and ±45 ns programmable offset per output. Use Value: Enables frame-accurate synchronization across multi-channel video pipelines; supports genlock and lip-sync alignment.	Use Scenario: Supplying variable-frequency clocks (10–300 MHz) to FPGA logic, ADC/DAC interfaces, and pattern generators in automated test equipment. IC Role / Device Role / Timing Role: Reconfigurable clock source with I²C-controlled frequency, phase, and format per output. Use Value: Allows runtime clock adaptation during test sequences; eliminates manual oscillator swaps and firmware reflash cycles.

PCIe Gen 4 Server Backplane

Ethernet Switch Timing

Use Scenario: Providing synchronized 100 MHz common clock to multiple PCIe Gen 4 endpoints and root complexes in a 1U server backplane with strict jitter budget.

IC Role / Device Role / Timing Role: Quad-output clock generator delivering four low-jitter, independently configured clocks meeting PCIe Gen 4 common-clock jitter spec (0.15–0.45 ps RMS).

Use Value: Eliminates need for four discrete oscillators; reduces board area by >60% and enables dynamic frequency tuning during link training.

Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10/25 GbE PHYs and switch fabric in a modular Ethernet chassis.

IC Role / Device Role / Timing Role: Any-frequency clock synthesizer producing exact IEEE 802.3-compliant rates with <1 ps RMS jitter on all outputs.

Use Value: Supports multi-rate PHY coexistence on single board; avoids external dividers/multipliers and associated jitter accumulation.

Broadcast Video Master Clock

FPGA-Based Test Equipment

Use Scenario: Delivering SMPTE ST 2059-2–compliant 27 MHz, 74.25 MHz, and 148.5 MHz reference clocks to video encoder/decoder ASICs and serializers in broadcast infrastructure.

IC Role / Device Role / Timing Role: Precision clock generator with <20 ps phase step resolution and ±45 ns programmable offset per output.

Use Value: Enables frame-accurate synchronization across multi-channel video pipelines; supports genlock and lip-sync alignment.

Use Scenario: Supplying variable-frequency clocks (10–300 MHz) to FPGA logic, ADC/DAC interfaces, and pattern generators in automated test equipment.

IC Role / Device Role / Timing Role: Reconfigurable clock source with I²C-controlled frequency, phase, and format per output.

Use Value: Allows runtime clock adaptation during test sequences; eliminates manual oscillator swaps and firmware reflash cycles.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5338A-B05263-GM	Same pinout and functionality; differs only in factory-programmed NVM configuration (A vs N variant)	No functional difference in supported frequencies, jitter, or interfaces; identical use cases	Select SI5338N-B05263-GM for default factory configuration optimized for general-purpose any-frequency synthesis
LMK04832RHAR	Two PLLs (not four independent synthesizers); higher power (120 mA vs 45 mA typ); larger 48-QFN package	Better suited for ultra-low-jitter (<0.1 ps) RF sampling clocks; less flexible for multi-frequency, multi-format systems	Choose LMK04832RHAR only when sub-0.2 ps RMS jitter or dual-loop clean-up is required; SI5338N-B05263-GM offers superior integration density and I²C simplicity

Compared with Si5338A-B05263-GM, SI5338N-B05263-GM provides identical electrical performance but ships with a different factory NVM image; compared with LMK04832RHAR, it delivers four independent synthesizers in half the footprint and 62% lower core current, making it optimal for space- and power-constrained multi-clock systems.

Availability

SI5338N-B05263-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 server backplanes, Ethernet switching infrastructure, and broadcast video timing systems requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.

Supply support for SI5338N-B05263-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, mobile, infrastructure, and timing solutions with over 40 years of RF and clocking expertise.

The Si5338 product line was designed specifically for high-density, multi-protocol timing consolidation in datacenter, networking, and broadcast systems-enabling replacement of multiple discrete oscillators with a single programmable device.

FAQ

What is the maximum output frequency supported by SI5338N-B05263-GM?

The SI5338N-B05263-GM supports up to 710 MHz on LVPECL/LVDS/CML outputs, 350 MHz on SSTL/HSTL, 250 MHz on HCSL, and 200 MHz on CMOS. Above 350 MHz, only two unique frequencies can be simultaneously generated (Fvco/4 and Fvco/6), as specified in the functional description section of the datasheet. All frequencies are synthesized with 0 ppm error using MultiSynth™ technology.

Does SI5338N-B05263-GM support PCIe Gen 4 Common Clock mode?

Yes, SI5338N-B05263-GM is explicitly validated for PCIe Gen 4 Common Clock mode with 0.15–0.45 ps RMS jitter (10 kHz–50 MHz bandwidth), meeting PCI-SIG Base Specification 4.0 rev 0.5. This performance is measured using 100 MHz HCSL outputs and verified with the Skyworks PCIe Clock Jitter Tool and Intel Clock Jitter Tool v1.6.4.

How is SI5338N-B05263-GM programmed, and what software is required?

SI5338N-B05263-GM is programmed via its I²C/SMBus-compatible serial interface using Skyworks' ClockBuilder Pro software, which provides GUI-based configuration, real-time jitter estimation, and one-click .hex file generation. The software auto-generates register maps based on user-defined output frequencies, formats, and supply voltages, then writes them to the device's on-chip OTP memory.

What reference inputs does SI5338N-B05263-GM accept?

SI5338N-B05263-GM accepts six reference inputs: two differential pairs (IN1/IN2, IN5/IN6) supporting 5–710 MHz; two single-ended inputs (IN3, IN4) supporting 5–200 MHz CMOS or 5–350 MHz SSTL/HSTL; and an internal crystal oscillator supporting 8–30 MHz crystals. Input selection is fully configurable via I²C registers.

Is SI5338N-B05263-GM pin-compatible with other Si5338 variants?

Yes, all Si5338 variants-including SI5338N-B05263-GM-are mechanically and electrically pin-compatible within the 24-pin QFN package. Differences between variants (e.g., Si5338A, Si5338B, Si5338N) reside solely in factory-programmed NVM configuration and default startup settings-not in pin function, timing, or DC characteristics.

SI5338N-B05263-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338N-B05263-GM FAQ

1.How can I place an order for SI5338N-B05263-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338N-B05263-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338N-B05263-GM reliable?

The price and inventory of SI5338N-B05263-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338N-B05263-GM is usually 5 days.

3.What payment methods are accepted for SI5338N-B05263-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338N-B05263-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338N-B05263-GM?

SI5338N-B05263-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338N-B05263-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338N-B05263-GM?

For technical support, including SI5338N-B05263-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338N-B05263-GM requirements.

6.How does Aetrix verify that SI5338N-B05263-GM is sourced from the original manufacturer or authorized distributors?

All SI5338N-B05263-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338N-B05263-GM meets industry standards.

7.What is the process for return or replacement of SI5338N-B05263-GM?

All SI5338N-B05263-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338N-B05263-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338N-B05263-GM part is unused and in its original packaging.

Return procedure for SI5338N-B05263-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…