Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338N-B05414-GMR

Name: SI5338N-B05414-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5338N-B05414-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338N-B05414-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338N-B05414-GMR.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,990

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338N-B05414-GMR from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation from 1.8/2.5/3.3 V core supply in a 4 × 4 mm 24-QFN package. It replaces up to four crystal oscillators in high-speed serial interface timing applications.

For engineers reviewing the SI5338N-B05414-GMR datasheet, SI5338N-B05414-GMR pinout, SI5338N-B05414-GMR application, or SI5338N-B05414-GMR equivalent, key selection criteria include PCIe Gen 4 jitter compliance (0.15–0.45 ps RMS), independent output voltage per driver (1.5/1.8/2.5/3.3 V), MultiSynth™ frequency synthesis resolution (1 ppb), spread-spectrum control (0.5–5.0% deviation), and loss-of-lock/loss-of-signal alarm support.

Technical Context

The SI5338N-B05414-GMR implements a two-stage PLL architecture: a high-stability integer-N PLL (Stage 1) locks to one of six input references (crystal, CMOS, SSTL/HSTL, or differential), followed by four independent MultiSynth™ fractional-N synthesizers (Stage 2) generating outputs from 0.16 MHz to 710 MHz. Each output supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats with programmable drive strength and common-mode voltage.

It features pin-controlled or I²C-configurable frequency increment/decrement (1 ppm steps), phase adjustment (<20 ps resolution), and spread-spectrum modulation (33–63 kHz rate, 0.5–5.0% spread). External feedback mode enables zero-delay operation, while dedicated INTR pin reports loss-of-lock and loss-of-signal events.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 4 SRNS requirement (≤0.32 ps RMS)
Output Frequency Range	0.16–710 MHz; supports LVPECL/LVDS up to 710 MHz, HCSL up to 250 MHz, CMOS up to 200 MHz
Input Reference Support	Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz)
Supply Voltages	Core: 1.8/2.5/3.3 V ±10%; Output buffers: independently configurable 1.5/1.8/2.5/3.3 V
Package	24-pin QFN, 4 × 4 mm, 0.5 mm pitch; RoHS-compliant, halogen-free
Operating Temperature	–40 °C to +85 °C; qualified for industrial and telecom line card environments
Power Consumption	45 mA typical core current at 100 MHz on all outputs with 25 MHz reference

Pinout & Package

SI5338N-B05414-GMR uses a 24-lead QFN package (4 × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments are fixed per Si5338 family specification and validated for this variant.

Pin/Terminal	Circuit Role	Design Meaning
IN1/IN2, IN5/IN6	Differential input pairs	Accept 5–710 MHz differential clocks; require external 100 Ω termination
IN3/IN4	Single-ended input pins	Support 5–200 MHz CMOS, 5–350 MHz SSTL/HSTL; slew rate >1 V/ns recommended
CLK0A/CLK0B – CLK3A/CLK3B	Differential output pairs	Four independent outputs; each configurable as LVPECL/LVDS/HCSL/CML with per-driver VDDO
VDDO0–VDDO3	Output buffer supplies	Independent 1.5/1.8/2.5/3.3 V rails per output pair; enable mixed-voltage system interfacing
SCL/SDA	I²C interface	SMBus-compatible 100/400 kHz control bus; supports ClockBuilder Pro programming
INTR	Interrupt output	Open-drain status pin indicating loss-of-lock or loss-of-signal events

Key Features

Feature	Design Value
MultiSynth™ synthesis	Four independent fractional-N synthesizers enabling true zero-ppm accuracy on any output frequency between 0.16 MHz and 710 MHz
PCIe Gen 4 compliance	0.15–0.45 ps RMS jitter in Common Clock mode; meets PCIe Base Spec 4.0 rev 0.5 requirements
Programmable spread spectrum	Configurable on any output: 5–350 MHz range, 0.5–5.0% spread, 33–63 kHz modulation rate
Glitchless frequency tuning	Pin- or I²C-controlled increment/decrement in 1 ppm steps without output interruption
Phase alignment precision	Independent phase offset per output with <20 ps step resolution and ±45 ns range
Flexible reference inputs	Supports six input types including 8–30 MHz crystal, enabling low-cost, low-jitter local reference

Applications

PCIe Gen 4 Switch Timing	Ethernet Switch/Routing
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ICs in a data center fabric. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent, low-jitter (≤0.32 ps RMS) PCIe-compliant clocks with SRNS support. Use Value: Eliminates need for four discrete oscillators; enables deterministic inter-lane skew control via programmable phase offsets.	Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10 GbE PHYs and packet processors in carrier-grade switches. IC Role / Device Role / Timing Role: Any-frequency synthesizer producing precise Ethernet-standard frequencies from a single 25 MHz crystal. Use Value: Reduces BOM count and layout area; supports multi-rate PHY interfaces with independent voltage and format per output.
Broadcast Video Timing	FPGA Processor Clocking
Use Scenario: Delivering SMPTE ST 2082 (27 Gbps) pixel clock (270 MHz), reference (27 MHz), and audio (48 kHz) clocks in 4K/8K video encoders. IC Role / Device Role / Timing Role: Quad clock generator with ultra-low jitter (0.7 ps RMS) and independent output format selection (LVDS, HCSL, CMOS). Use Value: Ensures bit-error-free transmission over long SerDes links; avoids frame sync errors via precise phase alignment.	Use Scenario: Supplying core, I/O, transceiver, and DDR4 memory clocks to Xilinx Versal or Intel Agilex FPGAs in radar and AI inference systems. IC Role / Device Role / Timing Role: Configurable clock source supporting mixed-voltage domains (1.0 V core, 1.2 V I/O, 1.8 V DDR4) and multiple signal standards. Use Value: Replaces multiple clock ICs; simplifies power sequencing and reduces PCB layer count through integrated voltage control.

PCIe Gen 4 Switch Timing

Ethernet Switch/Routing

Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ICs in a data center fabric.

IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent, low-jitter (≤0.32 ps RMS) PCIe-compliant clocks with SRNS support.

Use Value: Eliminates need for four discrete oscillators; enables deterministic inter-lane skew control via programmable phase offsets.

Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10 GbE PHYs and packet processors in carrier-grade switches.

IC Role / Device Role / Timing Role: Any-frequency synthesizer producing precise Ethernet-standard frequencies from a single 25 MHz crystal.

Use Value: Reduces BOM count and layout area; supports multi-rate PHY interfaces with independent voltage and format per output.

Broadcast Video Timing

FPGA Processor Clocking

Use Scenario: Delivering SMPTE ST 2082 (27 Gbps) pixel clock (270 MHz), reference (27 MHz), and audio (48 kHz) clocks in 4K/8K video encoders.

IC Role / Device Role / Timing Role: Quad clock generator with ultra-low jitter (0.7 ps RMS) and independent output format selection (LVDS, HCSL, CMOS).

Use Value: Ensures bit-error-free transmission over long SerDes links; avoids frame sync errors via precise phase alignment.

Use Scenario: Supplying core, I/O, transceiver, and DDR4 memory clocks to Xilinx Versal or Intel Agilex FPGAs in radar and AI inference systems.

IC Role / Device Role / Timing Role: Configurable clock source supporting mixed-voltage domains (1.0 V core, 1.2 V I/O, 1.8 V DDR4) and multiple signal standards.

Use Value: Replaces multiple clock ICs; simplifies power sequencing and reduces PCB layer count through integrated voltage control.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D05414-GM	Higher integration: includes integrated crystal; lower jitter (0.35 ps RMS); supports up to 12 outputs via fanout	Targeted at space-constrained designs requiring crystal-less operation and sub-0.4 ps jitter	Select when board area is critical and crystal placement is impractical; requires different layout and ClockBuilder configuration
ICS853S01AGI-01LFT	Fixed-frequency, non-programmable quad LVDS output; no I²C interface; 1.2 ps RMS jitter; 3.3 V only	Used in cost-sensitive, static-clock applications where frequency flexibility is unnecessary	Select only for legacy designs with unchanging clock trees; lacks PCIe Gen 4 compliance and programmability

Compared with Si5332A-D05414-GM, SI5338N-B05414-GMR offers broader input reference flexibility and lower cost but requires external crystal; versus ICS853S01AGI-01LFT, it provides full programmability and Gen 4 compliance at the expense of higher design complexity.

Availability

SI5338N-B05414-GMR is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet switching/routing, and broadcast video timing requiring stable component supply, long-term lifecycle support, and traceable sourcing.

Supply support for SI5338N-B05414-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog semiconductors, specializing in RF, timing, and connectivity solutions for infrastructure, automotive, and mobile markets.

The Si5338 product line delivers high-precision, programmable clock generation for high-speed serial interfaces, designed specifically to replace multiple discrete oscillators in PCIe, Ethernet, and telecom applications.

FAQ

What is the maximum output frequency supported by SI5338N-B05414-GMR in LVPECL mode?

The SI5338N-B05414-GMR supports LVPECL outputs up to 710 MHz. This capability is confirmed in Table 6 of the official Skyworks datasheet (Rev. 1.6), which specifies LVPECL frequency range as 0.16–710 MHz under differential output conditions. Operation above 350 MHz is limited to two unique frequencies simultaneously (Fvco/4 and Fvco/6), and requires proper termination with external 100 Ω resistors per differential pair. The SI5338N-B05414-GMR achieves this using its MultiSynth™ fractional-N synthesis engine.

Does SI5338N-B05414-GMR support PCIe Gen 4 Separate Reference No Spread (SRNS) timing?

Yes, SI5338N-B05414-GMR supports PCIe Gen 4 SRNS mode with 0.11–0.32 ps RMS jitter (typical 0.11 ps), as verified in Table 12 of the Skyworks datasheet (Rev. 1.6). This compliance requires configuring the PLL loop bandwidth to 2–4 MHz or 2–5 MHz and setting CDR = 10 MHz. The SI5338N-B05414-GMR's low phase noise floor and deterministic jitter performance meet PCI-SIG Base Specification 4.0 rev 0.5 requirements for SRNS operation.

Can SI5338N-B05414-GMR generate four different output frequencies simultaneously?

Yes, SI5338N-B05414-GMR can synthesize four independent output frequencies simultaneously - for example, 100 MHz (PCIe), 125 MHz (GbE), 156.25 MHz (10GbE), and 270 MHz (SMPTE video) - each with zero ppm error. This is enabled by its four dedicated MultiSynth™ fractional-N synthesizers, each driven by the same VCO but with independent M/N dividers. The SI5338N-B05414-GMR's architecture allows any combination within the specified frequency ranges (e.g., 0.16–710 MHz for LVPECL/LVDS) without shared divider constraints.

What input reference options does SI5338N-B05414-GMR support?

SI5338N-B05414-GMR supports six input reference types: (1) 8–30 MHz fundamental-mode crystal on IN1/IN2, (2) 5–200 MHz CMOS on IN3/IN4, (3) 5–350 MHz SSTL on IN3/IN4, (4) 5–350 MHz HSTL on IN3/IN4, (5) 5–710 MHz differential (LVDS/LVPECL/CML) on IN1/IN2 or IN5/IN6, and (6) 5–710 MHz differential on IN5/IN6. All are validated per Skyworks Rev. 1.6 datasheet Tables 6 and 8–11. The SI5338N-B05414-GMR does not require external level-shifting circuitry for any supported input type.

Is SI5338N-B05414-GMR pin-compatible with other Si5338 variants?

Yes, SI5338N-B05414-GMR is pin-compatible with all Si5338 family members in the 24-QFN package, including Si5338A/B/C/D/E/F/G/H/I/J/K/L/M/N/O/P/Q/R/S/T/U/V/W/X/Y/Z variants. Pin assignments, thermal pad layout, and footprint dimensions (4 × 4 mm, 0.5 mm pitch) are identical across the family. Configuration differences (e.g., factory-programmed vs. blank OTP, default register settings) do not affect mechanical or electrical pin compatibility. The SI5338N-B05414-GMR shares the same pinout diagram shown on page 37 of the Skyworks Si5338 datasheet Rev. 1.6.

SI5338N-B05414-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338N-B05414-GMR FAQ

1.How can I place an order for SI5338N-B05414-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338N-B05414-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338N-B05414-GMR reliable?

The price and inventory of SI5338N-B05414-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338N-B05414-GMR is usually 5 days.

3.What payment methods are accepted for SI5338N-B05414-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338N-B05414-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338N-B05414-GMR?

SI5338N-B05414-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338N-B05414-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338N-B05414-GMR?

For technical support, including SI5338N-B05414-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338N-B05414-GMR requirements.

6.How does Aetrix verify that SI5338N-B05414-GMR is sourced from the original manufacturer or authorized distributors?

All SI5338N-B05414-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338N-B05414-GMR meets industry standards.

7.What is the process for return or replacement of SI5338N-B05414-GMR?

All SI5338N-B05414-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338N-B05414-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338N-B05414-GMR part is unused and in its original packaging.

Return procedure for SI5338N-B05414-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…