Skyworks Solutions Inc. SI5338N-B05578-GMR
- Part No.:
- SI5338N-B05578-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338N-B05578-GMR.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:4,362
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338N-B05578-GMR from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C. It replaces up to four crystal oscillators in high-speed serial interface timing applications such as PCIe root complexes and Ethernet switch fabric clocking.
For engineers reviewing the SI5338N-B05578-GMR datasheet, SI5338N-B05578-GMR pinout, SI5338N-B05578-GMR application, or SI5338N-B05578-GMR equivalent, key selection criteria include its MultiSynth™-based any-frequency synthesis (0.16–710 MHz per output), independent output voltage support (1.5/1.8/2.5/3.3 V), spread-spectrum capability (0.5–5.0% down-spread), and 24-QFN package with I²C/SMBus programming interface.
Technical Context
The SI5338N-B05578-GMR implements a two-stage PLL architecture: a high-stability input stage with programmable R-divider and a fractional-N MultiSynth™ synthesis stage per output path. Each of the four outputs features independent M/N/P dividers, enabling true zero-ppm frequency accuracy and glitchless frequency increment/decrement in 1 ppm steps.
It supports six input types - external crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), and differential (5–710 MHz) - and eight output formats including LVPECL, LVDS, HCSL, CML, CMOS, SSTL, and HSTL, with per-output supply voltage selection and <20 ps phase step resolution.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count & type | 4 independent outputs; configurable as differential (LVPECL/LVDS/HCSL/CML) or single-ended (CMOS/SSTL/HSTL) |
| Frequency range per output | 0.16–710 MHz (LVPECL/LVDS); 0.16–250 MHz (HCSL); 0.16–350 MHz (SSTL/HSTL); 0.16–200 MHz (CMOS) |
| Phase jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz), compliant with PCIe Gen 3 SRNS and Gen 4 Common Clock specs |
| Input reference support | Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz) |
| Supply voltages | Core: 1.8/2.5/3.3 V; Output buffers: independently selectable 1.5/1.8/2.5/3.3 V per driver |
| Package | 24-pin QFN, 4 × 4 mm, 0.5 mm pitch, exposed thermal pad |
| Operating temperature | –40 °C to +85 °C ambient, qualified for industrial and telecom line card environments |
Pinout & Package
SI5338N-B05578-GMR is housed in a 24-lead QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments follow the standard Si5338 pinout defined in Skyworks Rev. 1.6 datasheet, page 37.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2, IN5, IN6 | Differential input pairs | Accept AC-coupled differential clocks up to 710 MHz; require external 100 Ω termination |
| IN3, IN4 | Single-ended input pins | Support CMOS/SSTL/HSTL inputs (5–350 MHz); VIH = 0.7×VDD, VIL = 0.3×VDD |
| CLK0A–CLK3B | Differential output pairs | Four fully independent output drivers; each configurable for format, voltage, and slew rate |
| VDDO0–VDDO3 | Output buffer supplies | Independent 1.5/1.8/2.5/3.3 V supplies per output bank; enable mixed-voltage system interfacing |
| SCL, SDA | I²C interface | Standard SMBus-compatible 100/400 kHz interface; supports ClockBuilder Pro configuration |
| INTR | Interrupt output | Open-drain status pin indicating loss-of-lock or loss-of-signal events |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis | Enables independent, integer/fractional-N frequency generation on all four outputs with 1 ppb resolution |
| PCIe Gen 4 compliance | Meets PCIe Base Spec 4.0 rev. 0.5 Common Clock jitter requirements (0.15–0.45 ps RMS) |
| Programmable spread spectrum | Configurable down-spread (0.5–5.0%) and modulation rate (33–63 kHz) per output to reduce EMI |
| Glitchless frequency tuning | Hardware-supported ±1 ppm frequency increment/decrement via PINC/FDEC pins without output interruption |
| Per-output phase control | Adjustable initial phase offset (–45 to +45 ns) and fine phase step (<20 ps) per driver |
Applications
| PCIe Root Complex Timing | Ethernet Switch Fabric Clocking |
|---|---|
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe endpoints and switches in a server backplane. IC Role / Device Role / Timing Role: Quad-output clock generator delivering Gen 3 SRNS-compliant clocks with sub-0.32 ps RMS jitter to meet PCIe jitter budget. Use Value: Eliminates need for four discrete oscillators while maintaining deterministic skew (<100 ps) and supporting dynamic frequency margining. |
Use Scenario: Generating 156.25 MHz and 312.5 MHz clocks for 1/10 GbE PHYs and packet switch ASICs in carrier-grade Ethernet switches. IC Role / Device Role / Timing Role: Any-frequency synthesizer producing precise Ethernet line rates with low additive jitter in buffer mode. Use Value: Enables single-device clock tree for multi-rate PHYs; supports IEEE 802.3bj jitter compliance via programmable SSC. |
| Broadcast Video Timing | Processor & FPGA Clock Distribution |
Use Scenario: Delivering SMPTE ST 2082 (12G-SDI) 594 MHz and ST 2081 (6G-SDI) 297 MHz clocks to video encoder/decoder FPGAs. IC Role / Device Role / Timing Role: High-frequency LVPECL/LVDS clock generator with <0.7 ps RMS jitter and 710 MHz max output capability. Use Value: Meets SMPTE ST 2082 jitter mask requirements; eliminates external frequency multipliers and reduces board area. |
Use Scenario: Supplying core, memory, and peripheral clocks (e.g., 100 MHz DDR4, 200 MHz AXI, 50 MHz UART) to heterogeneous SoCs and adaptive compute platforms. IC Role / Device Role / Timing Role: Configurable quad clock source with independent voltage domains (1.8 V/2.5 V/3.3 V) per output bank. Use Value: Simplifies power domain isolation; avoids level shifters by matching each clock's VDDO to target I/O voltage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D05578-GM | Higher integration: 8 outputs, integrated EEPROM, lower jitter (0.35 ps RMS), supports JESD204B deterministic latency | Targeted at JESD204B SerDes, radar, and high-end test equipment requiring tighter phase alignment | Choose when >4 outputs, deterministic latency, or sub-0.4 ps jitter are required; higher cost and larger 32-QFN package |
| ICS853S02AGT | Fixed-frequency, non-programmable quad LVDS buffer; no synthesis capability; 1.2 ps RMS jitter; 3.3 V only | Limited to static clock fanout in legacy telecom systems where frequency agility is unnecessary | Choose only for simple clock distribution with no frequency translation needs; lacks I²C interface and MultiSynth flexibility |
Compared with Si5332A-D05578-GM and ICS853S02AGT, SI5338N-B05578-GMR uniquely balances programmability, jitter performance, and compact 24-QFN packaging-making it optimal for PCIe Gen 4 add-in cards and multi-rate Ethernet platforms where field-upgradable timing and space constraints are critical.
Availability
SI5338N-B05578-GMR is available at Aetrix Electronics and suitable for PCIe Gen 4 add-in cards, carrier-class Ethernet switches, and broadcast video processing systems requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for SI5338N-B05578-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for infrastructure, automotive, and industrial markets.
The Si5338 product line was designed to replace multiple fixed-frequency oscillators with a single programmable clock generator for high-speed serial interfaces-including PCIe, Ethernet, Fibre Channel, and broadcast video-while delivering ultra-low jitter and flexible output formatting.
FAQ
What is the primary function of the SI5338N-B05578-GMR in a PCIe Gen 4 system?
The SI5338N-B05578-GMR serves as a Common Clock source in PCIe Gen 4 systems, generating four low-jitter (≤0.45 ps RMS) 100 MHz reference clocks that meet the PCI-SIG Gen 4 Common Clock specification. Its MultiSynth™ engine ensures zero-ppm frequency accuracy across all outputs, and its 24-QFN package enables dense layout near root complex controllers. SI5338N-B05578-GMR supports both standard and spread-spectrum modes to pass EMI testing without external filtering.
Does the SI5338N-B05578-GMR support differential input references?
Yes, the SI5338N-B05578-GMR supports differential input references on pins IN1/IN2 and IN5/IN6, accepting frequencies from 5 MHz to 710 MHz with 0.4–2.4 VPP swing. These inputs require external 100 Ω termination and deliver best jitter performance when slew rate exceeds 0.3 V/ns. The device also accepts single-ended CMOS, SSTL, and HSTL inputs on IN3/IN4, making SI5338N-B05578-GMR compatible with diverse reference sources including crystal oscillators, FPGA clocks, and SerDes recover clocks.
Can the SI5338N-B05578-GMR generate different output voltages simultaneously?
Yes, the SI5338N-B05578-GMR provides independent VDDO0–VDDO3 supplies, allowing each of its four output banks to operate at 1.5 V, 1.8 V, 2.5 V, or 3.3 V concurrently. This enables direct interfacing with mixed-voltage components-such as a 1.8 V FPGA I/O bank, 2.5 V memory controller, and 3.3 V legacy peripheral-without external level shifters. SI5338N-B05578-GMR's per-output voltage control is configured via I²C registers and persists after power-on reset when programmed into OTP memory.
How is the SI5338N-B05578-GMR programmed and configured?
The SI5338N-B05578-GMR is programmed via its I²C/SMBus-compatible interface (SCL/SDA pins) using Skyworks' ClockBuilder Pro software, which generates register maps and configuration files based on user-defined frequency, format, and jitter requirements. Configuration can be loaded at runtime or stored in on-chip OTP memory for autonomous startup. SI5338N-B05578-GMR also supports hardware pin control (PINC/FDEC) for real-time frequency adjustment without host intervention.
What thermal considerations apply to the SI5338N-B05578-GMR in continuous operation?
The SI5338N-B05578-GMR has a junction-to-ambient thermal resistance (θJA) of 37 °C/W in still air and requires proper PCB thermal design: the exposed thermal pad must be soldered to a minimum 100 mm² copper pour with ≥4 thermal vias to internal ground planes. At full load (45 mA core current), junction temperature rise is ~1.7 °C per watt dissipated. SI5338N-B05578-GMR operates reliably from –40 °C to +85 °C ambient, with derating recommended above 70 °C case temperature.
SI5338N-B05578-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338N-B05578-GMR FAQ
1.How can I place an order for SI5338N-B05578-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338N-B05578-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338N-B05578-GMR reliable?
The price and inventory of SI5338N-B05578-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338N-B05578-GMR is usually 5 days.
3.What payment methods are accepted for SI5338N-B05578-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338N-B05578-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338N-B05578-GMR?
SI5338N-B05578-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338N-B05578-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338N-B05578-GMR?
For technical support, including SI5338N-B05578-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338N-B05578-GMR requirements.
6.How does Aetrix verify that SI5338N-B05578-GMR is sourced from the original manufacturer or authorized distributors?
All SI5338N-B05578-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338N-B05578-GMR meets industry standards.
7.What is the process for return or replacement of SI5338N-B05578-GMR?
All SI5338N-B05578-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338N-B05578-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338N-B05578-GMR part is unused and in its original packaging.
Return procedure for SI5338N-B05578-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338N-B05578-GMR Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

