Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338N-B05684-GMR

Name: SI5338N-B05684-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5338N-B05684-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338N-B05684-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338N-B05684-GMR.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,722

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338N-B05684-GMR from Skyworks Solutions is an I²C-programmable quad clock generator IC with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation from 1.8/2.5/3.3 V core supply in a 4 × 4 mm 24-QFN package. It replaces up to four crystal oscillators in Ethernet switch/router and FPGA clocking systems.

For engineers reviewing the SI5338N-B05684-GMR datasheet, SI5338N-B05684-GMR pinout, SI5338N-B05684-GMR application, or SI5338N-B05684-GMR equivalent, key selection criteria include output format flexibility (LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL), independent per-output voltage (1.5–3.3 V), any-frequency synthesis (0.16–710 MHz), spread-spectrum control (0.5–5.0% at 33–63 kHz), and glitchless frequency adjustment in 1 ppm steps.

Technical Context

The SI5338N-B05684-GMR implements a two-stage PLL architecture: a high-stability reference stage followed by four independent MultiSynth™ fractional-N synthesizers, each driving a configurable output buffer. Its input supports eight reference sources - external crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or differential (5–710 MHz).

Each output driver supports independent frequency, format, voltage, phase offset (±45 ns), and spread-spectrum modulation. The device enables zero-ppm accuracy across all outputs via integer or fractional synthesis, with loss-of-lock and loss-of-signal alarms, external feedback for zero-delay mode, and I²C/SMBus programmability using ClockBuilder Pro software.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps - meets PCIe Gen 3 SRNS and GbE jitter requirements with low deterministic jitter contribution
Output Frequency Range	0.16–710 MHz - covers PCIe 100 MHz, Ethernet 125/156.25 MHz, Fibre Channel 1.0625 GHz (via Fvco/4), and processor clocks
Input Reference Support	Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz) - enables flexible system-level clock sourcing
Output Format Flexibility	LVPECL, LVDS, HCSL, CMOS, SSTL, HSTL - allows direct interface to FPGAs, ASICs, SerDes, and memory controllers without level-shifting
Supply Voltages	Core: 1.8/2.5/3.3 V; Output buffers: 1.5/1.8/2.5/3.3 V - supports mixed-voltage SoC and FPGA designs
Package	24-pin QFN, 4 × 4 mm - space-efficient footprint compatible with high-density PCB layouts and automated assembly
Operating Temperature	–40 to +85 °C - qualified for industrial and telecom line card environments

Pinout & Package

SI5338N-B05684-GMR is housed in a 24-lead, 4 × 4 mm QFN package with exposed thermal pad. Pin 1 is top-left corner (IN1), pin 24 is bottom-right (GND). Package conforms to JEDEC MO-220, RoHS-compliant, MSL 3.

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2, IN5, IN6	Differential clock inputs	Accept AC-coupled LVPECL/LVDS/CML references up to 710 MHz; require external 100 Ω termination
IN3, IN4	Single-ended clock inputs	Support CMOS/SSTL/HSTL references up to 350 MHz; accept DC-coupled signals with 0.7×VDD/0.3×VDD thresholds
CLK0A–CLK3B	Differential output pairs	Four independent output drivers; each pair configurable as LVPECL/LVDS/HCSL/CML with per-driver VDDO supply
VDDO0–VDDO3	Output buffer supplies	Independent 1.5/1.8/2.5/3.3 V rails per output bank - enables mixed-signal interface without external regulators
SCL, SDA	I²C interface	Standard SMBus-compatible serial bus (up to 400 kHz) for configuration, status readback, and dynamic frequency tuning
INTR	Interrupt output	Open-drain alarm signal indicating loss-of-lock, loss-of-signal, or PLL unlock - simplifies system monitoring

Key Features

Feature	Design Value
MultiSynth™ synthesis	Four independent fractional-N synthesizers enable true zero-ppm frequency accuracy on all outputs simultaneously
Glitchless frequency tuning	1 ppm step size with pin-controlled increment/decrement - enables real-time clock rate adaptation without output interruption
Programmable phase offset	±45 ns resolution in <20 ps steps - supports precise timing alignment across multi-lane SerDes or DDR interfaces
Spread-spectrum modulation	Configurable 0.5–5.0% down-spread at 33–63 kHz on any output - reduces EMI peak emissions in dense PCB layouts
Zero-delay mode support	External feedback path enables synchronous clock distribution with minimal propagation delay - critical for deterministic latency in packet processing

Applications

PCIe Gen 3/4 Clocking	Ethernet Switch Timing
Use Scenario: Providing synchronized 100 MHz common clock and 100 MHz SRNS reference to multiple PCIe Gen 3/4 endpoints on a server motherboard. IC Role / Device Role / Timing Role: Quad-output clock generator delivering compliant PCIe Common Clock and Separate Reference No Spread (SRNS) signals with <0.32 ps RMS jitter. Use Value: Eliminates need for discrete oscillators and jitter cleaners while meeting PCIe Base Spec 4.0 jitter limits for both common-clock and SRNS modes.	Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10 GbE PHYs, packet processors, and switch fabric interfaces in a Layer-3 routing platform. IC Role / Device Role / Timing Role: Programmable frequency translator converting a single 25 MHz crystal reference into three distinct Ethernet-compliant frequencies. Use Value: Reduces BOM count and layout area versus fixed-frequency oscillators; supports field-upgradable clock plans via I²C reprogramming.
FPGA & ASIC Clock Distribution	Broadcast Video Synchronization
Use Scenario: Supplying 100 MHz system clock, 200 MHz transceiver reference, 300 MHz DDR3 controller clock, and 500 MHz video processing clock to a Xilinx Kintex Ultrascale+ FPGA. IC Role / Device Role / Timing Role: Configurable quad clock source with independent LVDS and HCSL outputs, each driven from separate MultiSynth engines. Use Value: Enables full utilization of FPGA clocking resources without external fanout buffers; per-output voltage control matches I/O bank requirements.	Use Scenario: Delivering SMPTE ST 2059-2–compliant 27 MHz, 74.25 MHz, and 148.5 MHz reference clocks to SDI encoders, video processors, and genlock circuits in broadcast production equipment. IC Role / Device Role / Timing Role: Low-jitter any-frequency generator supporting exact video timing standards with sub-ns phase alignment capability. Use Value: Replaces legacy crystal-based solutions with field-configurable timing, enabling multi-standard support (HD/4K/UHD) from one hardware design.

PCIe Gen 3/4 Clocking

Ethernet Switch Timing

Use Scenario: Providing synchronized 100 MHz common clock and 100 MHz SRNS reference to multiple PCIe Gen 3/4 endpoints on a server motherboard.

IC Role / Device Role / Timing Role: Quad-output clock generator delivering compliant PCIe Common Clock and Separate Reference No Spread (SRNS) signals with <0.32 ps RMS jitter.

Use Value: Eliminates need for discrete oscillators and jitter cleaners while meeting PCIe Base Spec 4.0 jitter limits for both common-clock and SRNS modes.

Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10 GbE PHYs, packet processors, and switch fabric interfaces in a Layer-3 routing platform.

IC Role / Device Role / Timing Role: Programmable frequency translator converting a single 25 MHz crystal reference into three distinct Ethernet-compliant frequencies.

Use Value: Reduces BOM count and layout area versus fixed-frequency oscillators; supports field-upgradable clock plans via I²C reprogramming.

FPGA & ASIC Clock Distribution

Broadcast Video Synchronization

Use Scenario: Supplying 100 MHz system clock, 200 MHz transceiver reference, 300 MHz DDR3 controller clock, and 500 MHz video processing clock to a Xilinx Kintex Ultrascale+ FPGA.

IC Role / Device Role / Timing Role: Configurable quad clock source with independent LVDS and HCSL outputs, each driven from separate MultiSynth engines.

Use Value: Enables full utilization of FPGA clocking resources without external fanout buffers; per-output voltage control matches I/O bank requirements.

Use Scenario: Delivering SMPTE ST 2059-2–compliant 27 MHz, 74.25 MHz, and 148.5 MHz reference clocks to SDI encoders, video processors, and genlock circuits in broadcast production equipment.

IC Role / Device Role / Timing Role: Low-jitter any-frequency generator supporting exact video timing standards with sub-ns phase alignment capability.

Use Value: Replaces legacy crystal-based solutions with field-configurable timing, enabling multi-standard support (HD/4K/UHD) from one hardware design.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D05684-GM	Higher integration: includes integrated crystal, lower jitter (0.35 ps RMS), supports up to 10 outputs, but larger 32-QFN package	Targeted at higher-performance systems requiring ultra-low jitter and crystal integration; not drop-in compatible due to pinout and register map differences	Select when crystal integration and sub-0.4 ps jitter are required; requires PCB redesign and firmware update
ICS8430I-01T	Fixed-frequency, non-programmable quad LVDS clock generator; 1.2 ps RMS jitter; no I²C interface or spread spectrum	Designed for cost-sensitive, static clock trees where frequency agility is unnecessary	Select only for simple, unchanging clock requirements; lacks frequency flexibility and PCIe SRNS compliance of SI5338N-B05684-GMR

Compared with Si5332A-D05684-GM and ICS8430I-01T, the SI5338N-B05684-GMR uniquely balances programmability, jitter performance, and compact packaging - offering field-reconfigurable outputs with PCIe Gen 4 readiness in a 24-QFN footprint, whereas alternatives trade either flexibility (ICS8430I-01T) or size/integration (Si5332A-D05684-GM).

Availability

SI5338N-B05684-GMR is available at Aetrix Electronics and suitable for Ethernet switch/router, PCIe Gen 3/4 add-in cards, and broadcast video timing applications requiring stable component supply, long-term lifecycle support, and traceable sourcing.

Supply support for SI5338N-B05684-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.

The SI5338 product line delivers highly configurable, low-jitter clock generation for high-speed digital systems including datacenter interconnects, telecom infrastructure, and multimedia platforms - designed to replace multiple discrete oscillators with a single programmable IC.

FAQ

What is the maximum output frequency supported by the SI5338N-B05684-GMR?

The SI5338N-B05684-GMR supports up to 710 MHz on LVPECL/LVDS/CML outputs, 350 MHz on SSTL/HSTL, 250 MHz on HCSL, and 200 MHz on CMOS. Frequencies above 350 MHz are limited to two unique values simultaneously (Fvco/4 and Fvco/6), as defined in the synthesis architecture. All outputs maintain 0.7 ps RMS typical jitter within their respective ranges.

Does the SI5338N-B05684-GMR support PCIe Gen 4 Common Clock compliance?

Yes, the SI5338N-B05684-GMR meets PCIe Gen 4 Common Clock jitter requirements with ≤0.45 ps RMS (10 kHz–50 MHz) when configured per specification. This is verified in Table 12 of the datasheet under "PCIe Gen 4, Common Clock" test condition using 100 MHz HCSL outputs and appropriate PLL bandwidth settings (2–4 or 2–5 MHz).

Can the SI5338N-B05684-GMR generate different output voltages on each channel?

Yes, the SI5338N-B05684-GMR provides independent VDDO0–VDDO3 supplies, allowing each of its four output banks to operate at 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This enables direct interfacing with mixed-voltage FPGAs, ASICs, and SerDes blocks without external level shifters or regulators.

How is the SI5338N-B05684-GMR programmed, and is ClockBuilder Pro required?

The SI5338N-B05684-GMR is programmed via I²C/SMBus interface using register writes. While ClockBuilder Pro is the official GUI tool (available free from Skyworks), custom firmware can directly access all configuration registers. The device includes factory-programmed OTP NVM, so configuration persists after power cycle without external EEPROM.

What is the thermal performance of the SI5338N-B05684-GMR in continuous operation?

The SI5338N-B05684-GMR has a junction-to-ambient thermal resistance (θJA) of 37 °C/W in still air. With typical core current of 45 mA at 3.3 V and output currents up to 30 mA per bank, maximum junction temperature remains below 110 °C at 85 °C ambient - well within the 150 °C absolute maximum rating and ensuring reliable operation in industrial environments.

SI5338N-B05684-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338N-B05684-GMR FAQ

1.How can I place an order for SI5338N-B05684-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338N-B05684-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338N-B05684-GMR reliable?

The price and inventory of SI5338N-B05684-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338N-B05684-GMR is usually 5 days.

3.What payment methods are accepted for SI5338N-B05684-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338N-B05684-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338N-B05684-GMR?

SI5338N-B05684-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338N-B05684-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338N-B05684-GMR?

For technical support, including SI5338N-B05684-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338N-B05684-GMR requirements.

6.How does Aetrix verify that SI5338N-B05684-GMR is sourced from the original manufacturer or authorized distributors?

All SI5338N-B05684-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338N-B05684-GMR meets industry standards.

7.What is the process for return or replacement of SI5338N-B05684-GMR?

All SI5338N-B05684-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338N-B05684-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338N-B05684-GMR part is unused and in its original packaging.

Return procedure for SI5338N-B05684-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…