Skyworks Solutions Inc. SI5338N-B05753-GMR
- Part No.:
- SI5338N-B05753-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338N-B05753-GMR.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:3,728
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338N-B05753-GMR from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and support for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL output formats across 0.16–710 MHz. It replaces up to four crystal oscillators in high-speed serial interface timing applications.
For engineers reviewing the SI5338N-B05753-GMR datasheet, SI5338N-B05753-GMR pinout, SI5338N-B05753-GMR application, or SI5338N-B05753-GMR equivalent, key selection criteria include PCIe Gen 4 jitter compliance (0.15–0.45 ps RMS), independent per-output voltage control (1.5/1.8/2.5/3.3 V), MultiSynth™ fractional synthesis resolution (1 ppb), spread-spectrum capability (0.5–5.0% down-spread), and 24-pin 4×4 mm QFN package compatibility with industrial temperature range (–40 to +85 °C).
Technical Context
The SI5338N-B05753-GMR implements a two-stage PLL architecture: a high-stability reference stage (input frequency 5–710 MHz) feeding a digitally controlled VCO-based MultiSynth™ synthesis stage. Each of its four output drivers uses independent M/N/P dividers to generate any-frequency clocks with true zero-ppm accuracy and <20 ps programmable phase step resolution.
It supports flexible input references-including 8–30 MHz crystals, 5–200 MHz CMOS, and 5–710 MHz differential inputs-and enables glitchless frequency adjustment in 1 ppm steps via dedicated PINC/FINC pins. Loss-of-lock and loss-of-signal alarms provide real-time status monitoring for system-level fault detection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 4 common clock jitter spec (≤0.45 ps RMS) |
| Output Frequency Range | 0.16–710 MHz per channel; supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats |
| Synthesis Resolution | 1 ppb; enables exact frequency generation without rounding error across all four outputs |
| Input Reference Support | Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz) |
| Supply Voltages | Core: 1.8/2.5/3.3 V; independent output buffers: 1.5/1.8/2.5/3.3 V per driver |
| Operating Temperature | –40 to +85 °C; qualified for industrial embedded and telecom line card environments |
| Package | 24-pin QFN, 4 × 4 mm, 0.5 mm pitch; thermally enhanced with exposed pad |
Pinout & Package
SI5338N-B05753-GMR is housed in a 24-lead QFN package (4 × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments are fixed per the Si5338 family and validated for this variant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2, IN5, IN6 | Differential clock inputs | Accept 5–710 MHz AC-coupled differential signals; require external 100 Ω termination |
| IN3, IN4 | Single-ended clock inputs | Support 5–200 MHz CMOS; VIH = 0.7×VDD, VIL = 0.3×VDD |
| CLK0A/CLK0B to CLK3A/CLK3B | Differential clock outputs | Four independent pairs; each configurable for LVPECL/LVDS/HCSL/CML with per-driver VDDO |
| VDDO0–VDDO3 | Output buffer supplies | Independent 1.5/1.8/2.5/3.3 V rails per output pair; enable mixed-voltage system interfacing |
| VDD | Core supply | Single 1.8/2.5/3.3 V core rail; PSRR optimized for low-noise clock generation |
| SCL, SDA | I²C interface | SMBus-compatible 100/400 kHz bus; used for configuration, status readback, and dynamic tuning |
| INTR | Interrupt output | Open-drain alarm signal indicating loss-of-lock or loss-of-signal events |
| OEB, PINC, FINC | Control inputs | Hardware-enable/disable outputs; glitchless ±1 ppm frequency increment/decrement |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis | Enables independent, any-frequency generation on all four outputs with 0 ppm precision-eliminates need for multiple discrete oscillators |
| PCIe Gen 4 compliance | Meets 0.15–0.45 ps RMS jitter requirement under common clock architecture with 2–5 MHz PLL bandwidth |
| Per-output voltage control | Each of four output drivers powered by separate VDDO rail (1.5/1.8/2.5/3.3 V), enabling direct interface to mixed-voltage FPGAs and processors |
| Programmable spread spectrum | Configurable down-spread (0.5–5.0%) and modulation rate (33–63 kHz) on any output to reduce EMI in dense PCB layouts |
| Glitchless frequency tuning | Hardware-controlled ±1 ppm frequency increment/decrement with sub-ns update time-no output interruption during runtime adjustments |
Applications
| PCIe Gen 4 Switch Timing | Ethernet Switch/Routing |
|---|---|
Use Scenario: Providing synchronized 100 MHz reference clocks to PCIe Gen 4 switches and endpoint devices in data center servers. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent, low-jitter PCIe-compliant clocks with SRNS support. Use Value: Enables full Gen 4 link training and stable operation at 16 GT/s; eliminates timing skew between upstream/downstream ports. | Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10 GbE PHYs, MACs, and packet processors in enterprise switches. IC Role / Device Role / Timing Role: Any-frequency synthesizer replacing multiple crystals while maintaining IEEE 802.3 jitter limits. Use Value: Reduces BOM count and board space; supports multi-rate Ethernet with single-device flexibility. |
| Broadcast Video Timing | FPGA/Processor Clocking |
Use Scenario: Delivering SMPTE ST 2082 (27 Gbps) pixel clock and ancillary timing signals in 4K/8K video production equipment. IC Role / Device Role / Timing Role: Low-phase-jitter clock source with programmable phase offset for precise inter-frame synchronization. Use Value: Achieves <10 ps cycle-cycle jitter required for uncompressed video transport; supports frame-accurate genlock. | Use Scenario: Supplying core, memory, and I/O clocks to Xilinx Versal and Intel Agilex FPGAs in adaptive compute platforms. IC Role / Device Role / Timing Role: Configurable quad clock generator with independent voltage rails matching FPGA bank requirements. Use Value: Eliminates level-shifting components; simplifies power sequencing and reduces timing closure effort. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D05753-GM | Higher integration: includes integrated crystal, lower jitter (0.35 ps RMS), supports up to 12 outputs | Targeted at ultra-low-jitter applications (e.g., 400G optical modules); requires no external crystal | Choose when crystal-free design, tighter jitter budget, or >4 outputs are required; not drop-in compatible due to different pinout and package |
| ICS853S01AGI-01LFT | Fixed-frequency, non-programmable quad LVDS generator; 1.2 ps RMS jitter; no I²C interface | Used in cost-sensitive, static-clocking systems where frequency agility is unnecessary | Choose only for legacy designs requiring pin-compatible replacement of older IDT parts; lacks frequency programming and PCIe Gen 4 compliance |
Compared with Si5332A-D05753-GM and ICS853S01AGI-01LFT, SI5338N-B05753-GMR uniquely balances field-programmability, PCIe Gen 4 readiness, and industrial temperature support in a compact 24-QFN-making it optimal for new designs requiring flexible, certified timing in networking and compute infrastructure.
Availability
SI5338N-B05753-GMR is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet switching/routing, broadcast video timing, and FPGA/processor clocking requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for SI5338N-B05753-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for infrastructure, automotive, and mobile markets.
The Si5338 product line was designed for high-performance, software-configurable clock generation in data-intensive systems-enabling consolidation of multiple oscillators into a single IC with guaranteed jitter performance and PCIe compliance.
FAQ
What is the primary function of the SI5338N-B05753-GMR?
The SI5338N-B05753-GMR is an I²C-programmable quad clock generator that synthesizes four independent, low-jitter output frequencies from a single reference input. Its core function is to replace multiple discrete oscillators in high-speed digital systems-such as PCIe Gen 4 switches and Ethernet routers-while providing precise frequency, phase, and spread-spectrum control. The SI5338N-B05753-GMR achieves this using Skyworks' patented MultiSynth™ technology and supports industrial temperature operation (–40 to +85 °C).
Does the SI5338N-B05753-GMR support PCIe Gen 4 timing requirements?
Yes, the SI5338N-B05753-GMR is explicitly compliant with PCIe Gen 4 Common Clock architecture, delivering ≤0.45 ps RMS jitter (12 kHz–20 MHz) when configured per specification-verified using the Skyworks PCIe Clock Jitter Tool and Intel Clock Jitter Tool v1.6.4. It also meets PCIe Gen 3 SRNS requirements (≤0.32 ps RMS) and supports the required 2–5 MHz PLL loop bandwidth. This compliance is confirmed in the official Skyworks Rev. 1.6 datasheet, Table 12.
What output formats and voltage levels does the SI5338N-B05753-GMR support?
The SI5338N-B05753-GMR supports LVPECL, LVDS, HCSL, CML, CMOS, SSTL, and HSTL output formats across frequencies from 0.16 MHz to 710 MHz. Each of its four output drivers has an independent VDDO supply rail configurable for 1.5 V, 1.8 V, 2.5 V, or 3.3 V-enabling direct interface to mixed-voltage FPGAs, ASICs, and processors without external level shifters. Output voltage specifications (e.g., LVDS common-mode = 1.2 V @ 2.5/3.3 V) are fully detailed in Table 6 of the datasheet.
How is the SI5338N-B05753-GMR programmed and configured?
The SI5338N-B05753-GMR is programmed via an I²C/SMBus-compatible serial interface (SCL/SDA pins) operating at 100 kHz or 400 kHz. Configuration is simplified using Skyworks' ClockBuilder Pro software, which generates register maps and configuration files based on user-defined frequency, format, and jitter requirements. Hardware controls (PINC/FINC/OEB) allow real-time frequency tuning and output enable/disable without I²C traffic. All settings can be stored in on-chip OTP memory for autonomous startup.
What package type and thermal characteristics does the SI5338N-B05753-GMR have?
The SI5338N-B05753-GMR uses a 24-pin QFN package measuring 4 × 4 mm with 0.5 mm pitch and an exposed thermal pad. Its thermal resistance is θJA = 37 °C/W (still air) and θJC = 10 °C/W, enabling reliable operation at full load across the –40 to +85 °C industrial temperature range. The package is RoHS-compliant and compatible with standard reflow profiles, including peak soldering temperature up to 260 °C per JEDEC J-STD-020.
SI5338N-B05753-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338N-B05753-GMR FAQ
1.How can I place an order for SI5338N-B05753-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338N-B05753-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338N-B05753-GMR reliable?
The price and inventory of SI5338N-B05753-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338N-B05753-GMR is usually 5 days.
3.What payment methods are accepted for SI5338N-B05753-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338N-B05753-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338N-B05753-GMR?
SI5338N-B05753-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338N-B05753-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338N-B05753-GMR?
For technical support, including SI5338N-B05753-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338N-B05753-GMR requirements.
6.How does Aetrix verify that SI5338N-B05753-GMR is sourced from the original manufacturer or authorized distributors?
All SI5338N-B05753-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338N-B05753-GMR meets industry standards.
7.What is the process for return or replacement of SI5338N-B05753-GMR?
All SI5338N-B05753-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338N-B05753-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338N-B05753-GMR part is unused and in its original packaging.
Return procedure for SI5338N-B05753-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338N-B05753-GMR Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

