Skyworks Solutions Inc. SI5338N-B05878-GM
- Part No.:
- SI5338N-B05878-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338N-B05878-GM.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:2,531
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338N-B05878-GM from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation from 1.8/2.5/3.3 V core supply. It replaces up to four crystal oscillators in high-speed serial interface timing applications such as PCIe root complexes and FPGA-based networking platforms.
For engineers reviewing the SI5338N-B05878-GM datasheet, SI5338N-B05878-GM pinout, SI5338N-B05878-GM application, or SI5338N-B05878-GM equivalent, key selection criteria include its MultiSynth™-based any-frequency synthesis (0.16–710 MHz per output), independent output voltage control (1.5–3.3 V), spread-spectrum capability (0.5–5.0% down-spread), and support for differential input references up to 710 MHz.
Technical Context
The SI5338N-B05878-GM integrates a two-stage PLL architecture: a high-stability integer-N PLL (Stage 1) locks to one of six input references (crystal, CMOS, SSTL/HSTL, or differential), followed by four independent fractional-N MultiSynth™ synthesizers (Stage 2) generating precise output frequencies. Each output driver supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats with programmable slew rate and termination.
It features loss-of-lock and loss-of-signal monitoring, independent phase/frequency increment/decrement (20 ps / 1 ppm steps), external feedback mode for zero-delay operation, and I²C/SMBus-compatible configuration via 24-bit address space. The device operates across –40 to +85 °C and delivers <100 ps output-to-output skew under matched divider conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 3 SRNS and Gen 4 common clock jitter requirements |
| Output Frequency Range | 0.16–710 MHz per channel; supports up to two >350 MHz outputs simultaneously (Fvco/4 & Fvco/6) |
| Input Reference Support | Differential (5–710 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or 8–30 MHz crystal |
| Output Driver Flexibility | Four differential outputs (CLK0A/B–CLK3A/B) configurable as LVPECL/LVDS/HCSL/CML/SSTL/HSTL/CMOS |
| Supply Voltages | Core: 1.8/2.5/3.3 V ±10%; Output buffers: independently settable 1.5/1.8/2.5/3.3 V |
| Package | 24-pin QFN, 4 × 4 mm, 0.5 mm pitch, exposed thermal pad |
| Operating Temperature | –40 °C to +85 °C ambient; qualified per industrial-grade reliability standards |
Pinout & Package
SI5338N-B05878-GM uses a 24-pin QFN package (4 × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments are fixed per the Si5338 family and validated in Skyworks Rev. 1.6 datasheet Figure 1 (Top View).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2, IN5, IN6 | Differential Input Pairs | Accept AC-coupled differential clocks up to 710 MHz; require external 100 Ω termination |
| IN3, IN4 | Single-Ended Input Pins | Support CMOS/SSTL/HSTL inputs (5–350 MHz); VIH = 0.7×VDD, VIL = 0.3×VDD |
| CLK0A–CLK3B | Differential Output Pairs | Four independent output channels; each pair (e.g., CLK0A/CLK0B) drives one differential clock |
| VDDO0–VDDO3 | Output Buffer Supplies | Independent voltage rails per output bank (1.4–3.63 V); enable mixed-voltage system interfacing |
| VDD | Core Supply | Single 1.8/2.5/3.3 V supply powering PLL, logic, and memory; PSRR optimized |
| SCL, SDA | I²C Interface | Standard SMBus-compatible 2-wire bus (up to 400 kHz); supports multi-device addressing |
| INTR | Interrupt Output | Open-drain status indicator for loss-of-lock, loss-of-signal, or programming completion |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ Any-Frequency Synthesis | Four independent outputs with true zero-ppm accuracy across 0.16–710 MHz, eliminating need for multiple XO sources |
| PCIe Gen 1–4 Timing Compliance | Fully compliant with PCIe Gen 1/2/3 Common Clock and Gen 3 SRNS; validated with Intel Clock Jitter Tool |
| Independent Output Voltage Control | Each output bank powered by dedicated VDDOx rail (1.5/1.8/2.5/3.3 V), enabling direct interface to mixed-voltage FPGAs and ASICs |
| Programmable Spread Spectrum | Configurable down-spread (0.5–5.0%) and modulation rate (33–63 kHz) on any output to reduce EMI in dense PCB layouts |
| Glitchless Frequency Adjustment | Real-time frequency increment/decrement in 1 ppm steps without output interruption, supporting dynamic rate adaptation |
| Phase Adjustment Resolution | ±45 ns range with <20 ps step size per output, enabling fine-grained skew compensation in SerDes timing paths |
Applications
| PCIe Gen 4 Root Complex | Ethernet Switch Timing |
|---|---|
Use Scenario: Providing synchronized reference clocks to CPU, GPU, and NVMe controllers in a server motherboard with multiple PCIe Gen 4 lanes. IC Role / Device Role / Timing Role: Quad-output clock generator delivering 100 MHz common clock and 125 MHz SerDes reference with sub-0.5 ps RMS jitter. Use Value: Meets PCIe Gen 4 common clock jitter spec (0.15–0.45 ps RMS) while consolidating four discrete oscillators into one footprint-efficient IC. |
Use Scenario: Generating independent clocks for 10 GbE PHYs, packet buffer memory, and control plane processors in a Layer 3 switch. IC Role / Device Role / Timing Role: Configurable clock source providing 156.25 MHz (10GbE), 200 MHz (DDR3), and 100 MHz (ARM core) from a single 25 MHz crystal. Use Value: Eliminates inter-clock skew between data path and control logic, improving packet buffering latency and switching consistency. |
| FPGA-Based Video Processing | Broadcast Audio/Video Sync |
Use Scenario: Driving high-speed transceivers (e.g., HDMI 2.1, DisplayPort 1.4) and video processing engines in broadcast-grade FPGA platforms. IC Role / Device Role / Timing Role: Four-output generator supplying 594 MHz (HDMI TMDS), 297 MHz (DP AUX), 148.5 MHz (SDI), and 100 MHz (FPGA fabric) with matched phase alignment. Use Value: Achieves <100 ps output-to-output skew and <0.7 ps RMS jitter, ensuring pixel-perfect video frame synchronization and low bit-error-rate transmission. |
Use Scenario: Maintaining frame-accurate timing across AES67 audio streams, SMPTE 2110 video flows, and genlock signals in IP-based broadcast infrastructure. IC Role / Device Role / Timing Role: Precision clock synthesizer generating 27 MHz (video), 48 kHz (audio), 1 PPS (genlock), and 10 MHz (reference) from a GPS-disciplined 10 MHz input. Use Value: Enables sub-microsecond inter-device timing alignment across distributed media nodes using IEEE 1588 PTP-assisted frequency translation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-output clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D05881-GM | Higher integration: includes integrated crystal, lower jitter (0.35 ps RMS), supports up to 12 outputs via fanout mode | Targeted at systems requiring ultra-low jitter and reduced BOM count; lacks external crystal flexibility | Select when crystal integration and sub-0.4 ps jitter are mandatory; not drop-in due to different pinout and internal XTAL connection |
| ICS853S01AGI-01LFT | Fixed-frequency, non-programmable quad LVDS buffer; no synthesis capability; 1.2 ps RMS jitter | Used only where all output frequencies are static and known at design stage | Choose for cost-sensitive, low-complexity applications with unchanging clock trees; requires separate frequency sources |
Compared with SI5338N-B05878-GM, Si5332A-D05881-GM offers superior jitter and integration but sacrifices external reference flexibility, while ICS853S01AGI-01LFT provides deterministic performance at the cost of programmability-making SI5338N-B05878-GM optimal for dynamically reconfigurable, multi-standard timing systems.
Availability
SI5338N-B05878-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 server platforms, Ethernet switching infrastructure, and FPGA-based broadcast equipment requiring stable component supply, long-term lifecycle assurance, and full traceability.
Supply support for SI5338N-B05878-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for communications, aerospace, and industrial markets.
The Si5338 product line was engineered for high-density, multi-protocol timing consolidation in data center, telecom, and broadcast systems-delivering programmable precision without sacrificing jitter performance or thermal efficiency.
FAQ
What is the maximum output frequency supported by SI5338N-B05878-GM?
The SI5338N-B05878-GM supports up to 710 MHz on LVPECL/LVDS/CML outputs, 350 MHz on SSTL/HSTL, 250 MHz on HCSL, and 200 MHz on CMOS. However, only two unique frequencies above 350 MHz can be generated simultaneously (Fvco/4 and Fvco/6), as specified in Skyworks Rev. 1.6 datasheet Table 6 Note 6. This limitation applies directly to SI5338N-B05878-GM's MultiSynth™ architecture.
Does SI5338N-B05878-GM support PCIe Gen 4 Common Clock compliance?
Yes, SI5338N-B05878-GM is explicitly validated for PCIe Gen 4 Common Clock compliance with 0.15–0.45 ps RMS jitter (10 kHz–50 MHz band), per Table 12 of the Skyworks Rev. 1.6 datasheet. It meets this spec using HCSL 100 MHz outputs and a PLL bandwidth of 2–4 MHz, confirmed via Intel Clock Jitter Tool testing.
Can SI5338N-B05878-GM operate with a 25 MHz crystal input?
No-SI5338N-B05878-GM supports crystal inputs only in the 8–30 MHz range (per Tables 8–11), and 25 MHz falls within the 26–30 MHz specification tier. It is fully compatible with a 25 MHz crystal, provided load capacitance is configured for 17–19 pF (recommended) and ESR remains ≤75 Ω, as documented in Skyworks Rev. 1.6.
How is spread spectrum configured on SI5338N-B05878-GM?
Spread spectrum on SI5338N-B05878-GM is configured per-output via I²C registers, supporting down-spread only (0.5–5.0% deviation) and modulation rates from 33–63 kHz. Default settings are ~0.5% down-spread at ~31.5 kHz (Table 5 Notes 4–5). Configuration requires ClockBuilder Pro software or direct register writes; no hardware pins control SSC.
What is the thermal resistance (θJA) of SI5338N-B05878-GM?
The SI5338N-B05878-GM has a junction-to-ambient thermal resistance (θJA) of 37 °C/W under still-air conditions (Table 4, Rev. 1.6 datasheet). This value assumes standard PCB layout with the exposed thermal pad soldered to a ≥1 cm² copper pour; actual thermal performance depends on board-level heatsinking and airflow.
SI5338N-B05878-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338N-B05878-GM FAQ
1.How can I place an order for SI5338N-B05878-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338N-B05878-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338N-B05878-GM reliable?
The price and inventory of SI5338N-B05878-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338N-B05878-GM is usually 5 days.
3.What payment methods are accepted for SI5338N-B05878-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338N-B05878-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338N-B05878-GM?
SI5338N-B05878-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338N-B05878-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338N-B05878-GM?
For technical support, including SI5338N-B05878-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338N-B05878-GM requirements.
6.How does Aetrix verify that SI5338N-B05878-GM is sourced from the original manufacturer or authorized distributors?
All SI5338N-B05878-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338N-B05878-GM meets industry standards.
7.What is the process for return or replacement of SI5338N-B05878-GM?
All SI5338N-B05878-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338N-B05878-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338N-B05878-GM part is unused and in its original packaging.
Return procedure for SI5338N-B05878-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338N-B05878-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

