Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338N-B05936-GM

Name: SI5338N-B05936-GM
Brand: Skyworks Solutions Inc.
SKU: SI5338N-B05936-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338N-B05936-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338N-B05936-GM.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,773

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338N-B05936-GM from Skyworks Solutions is a quad-output, I²C-programmable clock generator with MultiSynth™ frequency synthesis. It delivers four independent, any-frequency outputs (0.16–710 MHz) with 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and support for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats. It serves as a drop-in replacement for up to four crystal oscillators in high-speed serial interface timing.

For engineers reviewing the SI5338N-B05936-GM datasheet, SI5338N-B05936-GM pinout, SI5338N-B05936-GM application, or SI5338N-B05936-GM equivalent, key selection considerations include differential output jitter performance at 100 MHz HCSL (0.15–0.45 ps RMS for PCIe Gen 3/4), independent per-output voltage control (1.5/1.8/2.5/3.3 V), and programmable phase/frequency adjustment in <20 ps / 1 ppm steps.

Technical Context

The SI5338N-B05936-GM implements a two-stage PLL architecture: a high-stability reference stage (with configurable R-divider) feeding a fractional-N VCO, followed by four independent MultiSynth™ synthesis blocks. Each output path includes programmable P-divider, format-selectable driver, and dedicated VDDO supply rail.

It supports flexible reference inputs - including 8–30 MHz crystals, 5–200 MHz CMOS, 5–350 MHz SSTL/HSTL, and 5–710 MHz differential - and enables zero-delay mode via external feedback. Loss-of-lock and loss-of-signal alarms provide real-time status monitoring over the I²C/SMBus interface.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count & type	Four differential clock outputs (CLK0A/B through CLK3A/B), configurable as LVPECL/LVDS/HCSL/CML/SSTL/HSTL or eight single-ended CMOS/SSTL/HSTL
Frequency range	0.16–710 MHz per output; supports two >350 MHz frequencies simultaneously (Fvco/4 and Fvco/6)
Phase jitter (RMS)	0.7 ps typical (12 kHz–20 MHz), validated for PCIe Gen 3 SRNS and Gen 4 Common Clock compliance
Supply voltages	Core: 1.8/2.5/3.3 V ±10%; Output buffers: independently configurable 1.4–3.63 V per VDDOx rail
Input reference	Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or differential (5–710 MHz)
Interface & programming	I²C/SMBus-compatible serial interface; configuration enabled via ClockBuilder Pro software
Operating temperature	–40 °C to +85 °C ambient, qualified for industrial and telecom line card environments

Pinout & Package

SI5338N-B05936-GM is housed in a space-saving 4 × 4 mm, 24-pin QFN package with exposed thermal pad. Pin assignments follow the standard Si5338 pinout: dual differential inputs (IN1/IN2, IN5/IN6), two single-ended inputs (IN3, IN4), four differential output pairs (CLK0A/B–CLK3A/B), six VDDO rails (VDDO0–VDDO3), core supply (VDD), I²C bus (SCL/SDA), interrupt (INTR), and reserved ground (RSVD_GND).

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2	Differential reference input pair	Accepts 5–710 MHz AC-coupled differential clocks; requires external 100 Ω termination
CLK0A, CLK0B	Differential output pair 0	Configurable format (LVPECL/LVDS/HCSL/CML); driven by MultiSynth₀ with independent VDDO0
VDDO0	Output buffer supply for CLK0A/B	Enables independent voltage setting (1.5/1.8/2.5/3.3 V) to match downstream logic levels
SCL, SDA	I²C serial interface	Supports standard-mode (100 kHz) and fast-mode (400 kHz) programming; SMBus-compatible
INTR	Interrupt output	Open-drain active-low signal indicating loss-of-lock or loss-of-signal events

Key Features

Feature	Design Value
Independent per-output frequency synthesis	Each of four outputs generates any frequency from 0.16–710 MHz with true zero-ppm accuracy using MultiSynth™
Programmable phase offset	±45 ns initial offset and <20 ps step resolution enable precise inter-clock alignment in multi-lane systems
Glitchless frequency tuning	1 ppm increment/decrement via pin control or I²C allows real-time, seamless clock rate changes without output disruption
Spread spectrum capability	Configurable on any output: 0.5–5.0% spread, 33–63 kHz modulation rate, reducing EMI in dense PCB layouts
PCIe Gen 3/4 compliance	Validated RMS jitter ≤0.32 ps (SRNS) and ≤0.45 ps (Gen 4 Common Clock) ensures reliable high-speed serial link operation

Applications

PCIe Gen 4 Switch Timing	Ethernet Switch/Routing
Use Scenario: 100 GbE switch ASIC requiring synchronized 100 MHz and 250 MHz clocks with sub-1 ps jitter for SerDes lanes and management subsystems. IC Role / Device Role / Timing Role: Quad clock generator providing PCIe Gen 4-compliant reference clocks and low-jitter system clocks with independent voltage rails. Use Value: Eliminates need for multiple discrete oscillators; enables single-chip timing solution meeting PCIe Gen 4 SRNS jitter spec (≤0.32 ps RMS).	Use Scenario: Carrier-grade Ethernet switch supporting 1 GbE and 10 GbE interfaces with mixed PHY voltage requirements (1.8 V, 2.5 V, 3.3 V). IC Role / Device Role / Timing Role: Configurable clock source delivering matched-frequency clocks across multiple voltage domains and signal formats. Use Value: Reduces BOM count and layout complexity while maintaining <0.7 ps RMS jitter across all outputs for deterministic packet forwarding.
Broadcast Video Timing	FPGA Processor Clocking
Use Scenario: SMPTE ST 2082/2110 video transport system requiring precise 74.25 MHz, 148.5 MHz, and 297 MHz pixel clocks with tight skew control. IC Role / Device Role / Timing Role: High-precision, multi-frequency clock synthesizer with programmable phase alignment between outputs. Use Value: Achieves <100 ps output-to-output skew and <0.7 ps RMS jitter-critical for frame-accurate video synchronization and lip-sync compliance.	Use Scenario: Xilinx Versal or Intel Agilex FPGA platform needing separate clocks for PL fabric (100 MHz), DDR4 memory interface (1333 MHz derived), and PCIe root complex (100 MHz). IC Role / Device Role / Timing Role: Flexible clock generator supporting integer and fractional synthesis, spread spectrum, and independent output formatting. Use Value: Enables single-device clock tree with LVDS for FPGA fabric, HCSL for DDR4, and LVPECL for PCIe-reducing power and board area vs. discrete solutions.

PCIe Gen 4 Switch Timing

Ethernet Switch/Routing

Use Scenario: 100 GbE switch ASIC requiring synchronized 100 MHz and 250 MHz clocks with sub-1 ps jitter for SerDes lanes and management subsystems.

IC Role / Device Role / Timing Role: Quad clock generator providing PCIe Gen 4-compliant reference clocks and low-jitter system clocks with independent voltage rails.

Use Value: Eliminates need for multiple discrete oscillators; enables single-chip timing solution meeting PCIe Gen 4 SRNS jitter spec (≤0.32 ps RMS).

Use Scenario: Carrier-grade Ethernet switch supporting 1 GbE and 10 GbE interfaces with mixed PHY voltage requirements (1.8 V, 2.5 V, 3.3 V).

IC Role / Device Role / Timing Role: Configurable clock source delivering matched-frequency clocks across multiple voltage domains and signal formats.

Use Value: Reduces BOM count and layout complexity while maintaining <0.7 ps RMS jitter across all outputs for deterministic packet forwarding.

Broadcast Video Timing

FPGA Processor Clocking

Use Scenario: SMPTE ST 2082/2110 video transport system requiring precise 74.25 MHz, 148.5 MHz, and 297 MHz pixel clocks with tight skew control.

IC Role / Device Role / Timing Role: High-precision, multi-frequency clock synthesizer with programmable phase alignment between outputs.

Use Value: Achieves <100 ps output-to-output skew and <0.7 ps RMS jitter-critical for frame-accurate video synchronization and lip-sync compliance.

Use Scenario: Xilinx Versal or Intel Agilex FPGA platform needing separate clocks for PL fabric (100 MHz), DDR4 memory interface (1333 MHz derived), and PCIe root complex (100 MHz).

IC Role / Device Role / Timing Role: Flexible clock generator supporting integer and fractional synthesis, spread spectrum, and independent output formatting.

Use Value: Enables single-device clock tree with LVDS for FPGA fabric, HCSL for DDR4, and LVPECL for PCIe-reducing power and board area vs. discrete solutions.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad-output clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D05936-GM	Higher integration: integrates crystal oscillator; lower jitter (0.35 ps RMS); supports up to 10 outputs	Targeted at next-gen PCIe 5.0 and CXL systems; requires different footprint and register mapping	Select when ultra-low jitter (<0.4 ps) and integrated XO are required; not pin-compatible
ICS853S01AGI-01LFT	Fixed-frequency, non-programmable; 4 LVDS outputs; 1.2 ps RMS jitter; no I²C interface	Used in cost-sensitive, static-clock applications where reconfiguration is unnecessary	Select only for fixed-frequency designs with no requirement for field programming or frequency agility

Compared with Si5332A-D05936-GM, SI5338N-B05936-GM offers broader frequency flexibility and lower cost for field-programmable systems, while ICS853S01AGI-01LFT provides simpler deployment where dynamic reconfiguration is not needed.

Availability

SI5338N-B05936-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, broadcast video synchronization, FPGA processor clocking, and Ethernet switching applications requiring stable component supply and long-term design continuity.

Supply support for SI5338N-B05936-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog semiconductors, specializing in RF, mobile, infrastructure, and timing solutions with broad portfolio coverage and high-reliability manufacturing.

The Si5338 product line was designed for high-performance, multi-protocol clock generation in data center, telecom, and broadcast equipment-emphasizing low jitter, configurability, and PCIe compliance.

FAQ

What is the maximum output frequency supported by SI5338N-B05936-GM?

The SI5338N-B05936-GM supports up to 710 MHz on LVPECL/LVDS/CML outputs, 350 MHz on SSTL/HSTL, 250 MHz on HCSL, and 200 MHz on CMOS. However, only two unique frequencies above 350 MHz can be generated simultaneously (Fvco/4 and Fvco/6), as defined by the internal VCO architecture. This constraint applies directly to SI5338N-B05936-GM's synthesis engine.

Does SI5338N-B05936-GM support PCIe Gen 4 Common Clock compliance?

Yes, SI5338N-B05936-GM is validated for PCIe Gen 4 Common Clock compliance with ≤0.45 ps RMS jitter (10 kHz–50 MHz) under specified test conditions (100 MHz HCSL outputs, PLL BW 2–4 MHz, CDR = 10 MHz). This specification is measured per PCI-SIG Base Specification 4.0 rev. 0.5 and confirmed in Skyworks' official characterization data.

Can SI5338N-B05936-GM operate with a 25 MHz crystal input?

No-SI5338N-B05936-GM supports crystal inputs only in the 8–30 MHz range, but its crystal interface is optimized for fundamental-mode crystals at 8–11 MHz, 11–19 MHz, 19–26 MHz, and 26–30 MHz bands. A 25 MHz crystal falls within the 19–26 MHz supported range and is fully compatible when configured with appropriate load capacitance (17–19 pF recommended) and drive level ≤100 µW.

How many independent output supply rails does SI5338N-B05936-GM provide?

SI5338N-B05936-GM provides four independent output supply rails: VDDO0 for CLK0A/B, VDDO1 for CLK1A/B, VDDO2 for CLK2A/B, and VDDO3 for CLK3A/B. Each rail accepts 1.4–3.63 V and enables independent voltage selection (e.g., 1.8 V for LVDS, 3.3 V for CMOS) to match downstream logic families without level-shifting components.

Is ClockBuilder Pro software required to configure SI5338N-B05936-GM?

While SI5338N-B05936-GM can be programmed via raw I²C commands, Skyworks' ClockBuilder Pro software is the officially supported, GUI-based tool for configuring frequency plans, output formats, spread spectrum, and phase offsets. It generates register maps and .c files for integration into firmware-making it essential for efficient, error-free SI5338N-B05936-GM deployment.

SI5338N-B05936-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338N-B05936-GM FAQ

1.How can I place an order for SI5338N-B05936-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338N-B05936-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338N-B05936-GM reliable?

The price and inventory of SI5338N-B05936-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338N-B05936-GM is usually 5 days.

3.What payment methods are accepted for SI5338N-B05936-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338N-B05936-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338N-B05936-GM?

SI5338N-B05936-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338N-B05936-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338N-B05936-GM?

For technical support, including SI5338N-B05936-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338N-B05936-GM requirements.

6.How does Aetrix verify that SI5338N-B05936-GM is sourced from the original manufacturer or authorized distributors?

All SI5338N-B05936-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338N-B05936-GM meets industry standards.

7.What is the process for return or replacement of SI5338N-B05936-GM?

All SI5338N-B05936-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338N-B05936-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338N-B05936-GM part is unused and in its original packaging.

Return procedure for SI5338N-B05936-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…