Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338N-B06022-GM

Name: SI5338N-B06022-GM
Brand: Skyworks Solutions Inc.
SKU: SI5338N-B06022-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338N-B06022-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338N-B06022-GM.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,449

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338N-B06022-GM from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C in a 4 × 4 mm 24-QFN package. It replaces up to four crystal oscillators in Ethernet switch/router, processor/FPGA clocking, and broadcast video timing systems.

For engineers reviewing the SI5338N-B06022-GM datasheet, SI5338N-B06022-GM pinout, SI5338N-B06022-GM application, or SI5338N-B06022-GM equivalent, key selection criteria include output format flexibility (LVPECL/LVDS/HCSL/CMOS/SSTL), independent per-output voltage (1.5–3.3 V), any-frequency synthesis (0.16–710 MHz), spread-spectrum control (0.5–5.0% at 33–63 kHz), and glitchless frequency adjustment in 1 ppm steps.

Technical Context

The SI5338N-B06022-GM implements a two-stage PLL architecture: a high-stability input stage with programmable R-divider followed by a MultiSynth™ fractional-N synthesis stage per output. Each of the four outputs uses dedicated M/N/P dividers enabling independent frequency, phase, and format configuration without shared path coupling.

It supports six input types - external crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), and differential (5–710 MHz) - and delivers output frequencies from 0.16 MHz up to 710 MHz depending on format, with integer-mode operation ensuring <2 ps cycle-cycle jitter and true zero-ppm accuracy.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 3 SRNS & Gen 4 common clock specs
Output Frequency Range	0.16–710 MHz depending on format: LVPECL/LVDS (≤710 MHz), HCSL (≤250 MHz), CMOS (≤200 MHz), SSTL/HSTL (≤350 MHz)
Input Reference Support	Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz)
Supply Voltages	Core: 1.8/2.5/3.3 V ±10%; Output buffers: independently configurable 1.5/1.8/2.5/3.3 V
Package	24-pin QFN, 4 × 4 mm, 0.5 mm pitch, exposed thermal pad
Operating Temperature	–40 to +85 °C ambient; qualified for industrial and telecom line card environments
Spread Spectrum	Configurable per output: 0.5–5.0% down-spread, modulation rate 33–63 kHz

Pinout & Package

SI5338N-B06022-GM is housed in a 24-lead, 4 × 4 mm QFN package with wettable flanks and an exposed thermal pad. Pin 1 is top-left corner (IN1), pin 24 is bottom-right (GND). The package supports reflow soldering per JEDEC J-STD-020 (peak 260 °C).

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2, IN5, IN6	Differential input pairs	Accept AC-coupled differential clocks up to 710 MHz; require external 100 Ω termination
IN3, IN4	Single-ended CMOS/SSTL/HSTL inputs	Support DC-coupled signals from 5–350 MHz; VIH = 0.7×VDD, VIL = 0.3×VDD
CLK0A/CLK0B–CLK3A/CLK3B	Differential output pairs (4 total)	Each pair independently configurable for LVPECL/LVDS/HCSL/CML; swing and common-mode depend on VDDOx
VDDO0–VDDO3	Independent output buffer supplies	Enable mixed-voltage outputs: e.g., CLK0 at 1.8 V LVDS, CLK1 at 3.3 V CMOS
SCL, SDA	I²C/SMBus interface	Standard 100/400 kHz operation; supports ClockBuilder Pro programming and runtime reconfiguration
INTR	Interrupt output	Open-drain status indicator for loss-of-lock (LOL) and loss-of-signal (LOS) events

Key Features

Feature	Design Value
MultiSynth™ synthesis	Four independent fractional-N synthesizers enable simultaneous any-frequency outputs with zero ppm error
Per-output voltage control	VDDO0–VDDO3 pins allow mixed-signal system integration: e.g., 1.8 V FPGA core + 3.3 V legacy peripheral clocks
Glitchless frequency tuning	Pin-controlled or I²C-based increment/decrement in 1 ppm steps, update time ≤667 ns above 18 MHz
Programmable phase offset	±45 ns range with <20 ps step resolution per output; enables skew compensation across multi-lane interfaces
PCIe Gen 4 compliance	Meets 0.15–0.45 ps RMS jitter requirement under common clock architecture with 2–5 MHz PLL bandwidth

Applications

Ethernet Switch/Router Timing	PCIe Gen 1–4 Clocking
Use Scenario: Synchronizing 10 GbE MACs, packet buffers, and switching fabric ASICs requiring multiple low-jitter clocks at 125 MHz, 156.25 MHz, and 312.5 MHz. IC Role / Device Role / Timing Role: Quad clock generator providing independent, jitter-clean reference clocks to PHY, MAC, and SerDes blocks. Use Value: Eliminates four discrete oscillators; reduces board area by >60% while maintaining PCIe Gen 4-compliant jitter (<0.45 ps RMS).	Use Scenario: Supplying synchronized reference clocks to CPU, GPU, and NVMe SSD controllers in server motherboards with PCIe Gen 3/4 root complexes. IC Role / Device Role / Timing Role: Common clock source meeting SRNS and common clock jitter requirements across all lanes. Use Value: Enables single-source timing for multi-slot backplanes; supports spread-spectrum modulation to reduce EMI in dense compute environments.
Broadcast Video/Audio Sync	Processor & FPGA Clocking
Use Scenario: Generating SMPTE 2081/2110 compliant 74.25 MHz, 148.5 MHz, and 297 MHz pixel clocks plus AES audio clocks (48 kHz/96 kHz multiples) in IP media gateways. IC Role / Device Role / Timing Role: Any-frequency clock synthesizer delivering exact frame-rate-aligned clocks with sub-20 ps phase adjustability. Use Value: Replaces crystal+PLL combos; eliminates manual crystal selection and enables field firmware updates to new video standards.	Use Scenario: Providing startup-configurable clocks to heterogeneous SoCs (ARM cores, DSPs, accelerators) and Xilinx/Intel FPGAs with diverse I/O bank voltage requirements. IC Role / Device Role / Timing Role: Configurable clock hub supporting mixed-voltage domains and dynamic frequency scaling via I²C. Use Value: Reduces BOM count by consolidating clock trees; simplifies layout with single 4×4 mm footprint instead of multiple discrete buffers and synthesizers.

Ethernet Switch/Router Timing

PCIe Gen 1–4 Clocking

Use Scenario: Synchronizing 10 GbE MACs, packet buffers, and switching fabric ASICs requiring multiple low-jitter clocks at 125 MHz, 156.25 MHz, and 312.5 MHz.

IC Role / Device Role / Timing Role: Quad clock generator providing independent, jitter-clean reference clocks to PHY, MAC, and SerDes blocks.

Use Value: Eliminates four discrete oscillators; reduces board area by >60% while maintaining PCIe Gen 4-compliant jitter (<0.45 ps RMS).

Use Scenario: Supplying synchronized reference clocks to CPU, GPU, and NVMe SSD controllers in server motherboards with PCIe Gen 3/4 root complexes.

IC Role / Device Role / Timing Role: Common clock source meeting SRNS and common clock jitter requirements across all lanes.

Use Value: Enables single-source timing for multi-slot backplanes; supports spread-spectrum modulation to reduce EMI in dense compute environments.

Broadcast Video/Audio Sync

Processor & FPGA Clocking

Use Scenario: Generating SMPTE 2081/2110 compliant 74.25 MHz, 148.5 MHz, and 297 MHz pixel clocks plus AES audio clocks (48 kHz/96 kHz multiples) in IP media gateways.

IC Role / Device Role / Timing Role: Any-frequency clock synthesizer delivering exact frame-rate-aligned clocks with sub-20 ps phase adjustability.

Use Value: Replaces crystal+PLL combos; eliminates manual crystal selection and enables field firmware updates to new video standards.

Use Scenario: Providing startup-configurable clocks to heterogeneous SoCs (ARM cores, DSPs, accelerators) and Xilinx/Intel FPGAs with diverse I/O bank voltage requirements.

IC Role / Device Role / Timing Role: Configurable clock hub supporting mixed-voltage domains and dynamic frequency scaling via I²C.

Use Value: Reduces BOM count by consolidating clock trees; simplifies layout with single 4×4 mm footprint instead of multiple discrete buffers and synthesizers.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D06089-GM	Higher integration: 8 outputs, integrated EEPROM, lower jitter (0.35 ps RMS), supports JESD204B deterministic latency	Targeted at high-speed data converters and radar systems requiring ultra-low jitter and deterministic delay	Choose when >4 outputs, sub-0.4 ps jitter, or JESD204B sync is required; higher cost and larger 5×5 mm package
ICS853S02IAGLF	Fixed-frequency, non-programmable; 2 LVDS outputs only; no I²C interface; 1.2 ps RMS jitter	Used in cost-sensitive, static-clock applications like basic Ethernet PHYs or legacy storage controllers	Choose only for fixed dual-output needs where programmability and multi-format support are unnecessary

Compared with Si5332A-D06089-GM, SI5338N-B06022-GM offers lower cost and smaller footprint but lacks JESD204B support and has higher jitter; compared with ICS853S02IAGLF, it provides full programmability and four flexible outputs at the expense of higher design complexity and bill-of-materials cost.

Availability

SI5338N-B06022-GM is available at Aetrix Electronics and suitable for Ethernet switch/router timing, PCIe Gen 1–4 clocking, and broadcast video/audio synchronization requiring stable component supply across industrial temperature ranges and long production lifecycles.

Supply support for SI5338N-B06022-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.

The Si5338 family is designed as a programmable, low-jitter clock generator platform for systems requiring flexible, multi-output timing with minimal board space - targeting networking, computing, and broadcast infrastructure.

FAQ

What is the maximum output frequency supported by SI5338N-B06022-GM in LVPECL mode?

The SI5338N-B06022-GM supports up to 710 MHz in LVPECL output mode when operating in integer synthesis mode. This capability enables direct clocking of high-speed SerDes lanes in 10G/25G Ethernet and PCIe Gen 4 applications without external frequency multiplication.

Does SI5338N-B06022-GM support PCIe Gen 4 Common Clock compliance?

Yes, SI5338N-B06022-GM meets PCIe Gen 4 Common Clock jitter specifications (0.15–0.45 ps RMS) when configured with a 2–5 MHz PLL bandwidth and appropriate input reference. Measurement data is validated using the Skyworks PCIe Clock Jitter Tool per Intel Clock Jitter Tool v1.6.4.

Can SI5338N-B06022-GM generate different output voltages simultaneously?

Yes, SI5338N-B06022-GM supports independent output buffer supplies (VDDO0–VDDO3), allowing simultaneous generation of LVDS at 1.8 V, HCSL at 2.5 V, and CMOS at 3.3 V - essential for interfacing with mixed-voltage SoCs and FPGAs without level-shifting components.

How is SI5338N-B06022-GM programmed during system operation?

SI5338N-B06022-GM is programmed via its I²C/SMBus-compatible serial interface (SCL/SDA pins), supporting runtime reconfiguration of frequency, format, phase, and spread-spectrum parameters. ClockBuilder Pro software from Skyworks enables GUI-based configuration and one-time OTP programming.

What input reference options does SI5338N-B06022-GM support?

SI5338N-B06022-GM accepts six input types: external crystal (8–30 MHz), CMOS (5–200 MHz), SSTL (5–350 MHz), HSTL (5–350 MHz), and differential (5–710 MHz) on dedicated INx pins. Input flexibility allows use with legacy oscillators, FPGA clocks, or high-speed SerDes recovered clocks.

SI5338N-B06022-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338N-B06022-GM FAQ

1.How can I place an order for SI5338N-B06022-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338N-B06022-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338N-B06022-GM reliable?

The price and inventory of SI5338N-B06022-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338N-B06022-GM is usually 5 days.

3.What payment methods are accepted for SI5338N-B06022-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338N-B06022-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338N-B06022-GM?

SI5338N-B06022-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338N-B06022-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338N-B06022-GM?

For technical support, including SI5338N-B06022-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338N-B06022-GM requirements.

6.How does Aetrix verify that SI5338N-B06022-GM is sourced from the original manufacturer or authorized distributors?

All SI5338N-B06022-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338N-B06022-GM meets industry standards.

7.What is the process for return or replacement of SI5338N-B06022-GM?

All SI5338N-B06022-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338N-B06022-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338N-B06022-GM part is unused and in its original packaging.

Return procedure for SI5338N-B06022-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…