Skyworks Solutions Inc. SI5338N-B06152-GMR
- Part No.:
- SI5338N-B06152-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338N-B06152-GMR.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:3,780
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338N-B06152-GMR from Skyworks Solutions is a quad-output, I²C-programmable clock generator implementing MultiSynth™ frequency synthesis. It delivers four independent, any-frequency outputs (0.16–710 MHz) with 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and configurable LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL signal formats. It replaces up to four crystal oscillators in high-speed serial interface timing applications.
For engineers reviewing the SI5338N-B06152-GMR datasheet, SI5338N-B06152-GMR pinout, SI5338N-B06152-GMR application, or SI5338N-B06152-GMR equivalent, key selection considerations include its 24-QFN package, 4× differential output capability, independent per-output voltage control (1.5–3.3 V), zero-ppm synthesis accuracy, and support for external crystal (8–30 MHz) or wide-range differential/CMOS inputs (5–710 MHz).
Technical Context
The SI5338N-B06152-GMR integrates a dual-stage PLL architecture: a high-stability reference PLL (Stage 1) locks to an input clock or crystal, feeding a multi-synthesis VCO stage (Stage 2) that generates four independent output frequencies via fractional-N dividers. Each output path includes programmable phase offset (<20 ps step), spread-spectrum control (0.5–5.0% spread, 33–63 kHz modulation), and loss-of-lock/loss-of-signal alarms.
Its I²C/SMBus interface enables full register configuration-including input selection, output format, voltage, termination, and SSC parameters-while ClockBuilder Pro software provides GUI-based frequency planning and one-click programming. The device operates across –40 to +85 °C with core supply options of 1.8 V, 2.5 V, or 3.3 V and independent VDDO supplies per output bank.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count & type | 4 differential clock outputs (CLK0A/B through CLK3A/B); supports up to 8 single-ended or mixed configurations |
| Frequency range | 0.16–710 MHz per output; integer/fractional synthesis with 1 ppb resolution |
| Phase jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz), meeting PCIe Gen 3/4 SRNS and GbE jitter requirements |
| Input flexibility | Supports 8–30 MHz crystal, 5–200 MHz CMOS, 5–350 MHz SSTL/HSTL, or 5–710 MHz differential reference |
| Output voltage control | Independent VDDO per output bank: 1.5 V, 1.8 V, 2.5 V, or 3.3 V selectable |
| Package | 24-pin QFN, 4 mm × 4 mm, 0.5 mm pitch, exposed thermal pad |
| Operating temperature | –40 °C to +85 °C ambient, qualified for industrial and telecom line card environments |
Pinout & Package
SI5338N-B06152-GMR is housed in a 24-lead, 4 mm × 4 mm QFN package with exposed thermal pad (RoHS-compliant, halogen-free). Pin 1 is top-left corner (IN1), pin 24 is bottom-right (GND), and pin 13 is center-top (CLK3A). The package supports standard reflow profiles per JEDEC J-STD-020.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2, IN5, IN6 | Differential clock inputs | Accept AC-coupled LVPECL/LVDS/CML references up to 710 MHz; require external 100 Ω termination |
| IN3, IN4 | Single-ended clock inputs | Support CMOS/SSTL/HSTL signals (5–350 MHz); internal 20 kΩ pull-up/pull-down configurable |
| CLK0A–CLK3B | Differential output pairs | Four independent output banks; each pair supports LVPECL/LVDS/HCSL/CML with programmable swing and common-mode |
| VDDO0–VDDO3 | Output buffer supplies | Independent 1.5–3.63 V supplies per output bank; enable mixed-voltage system interfacing |
| VDD | Core supply | 1.8 V / 2.5 V / 3.3 V ±10%; powers PLL, logic, and memory; PSRR > 60 dB |
| SCL, SDA | I²C interface | Standard SMBus-compatible 100/400 kHz operation; supports hot-plug and multi-drop |
| INTR | Interrupt output | Open-drain status flag for loss-of-lock, loss-of-signal, or configuration error events |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis | Enables true zero-ppm frequency accuracy on all four outputs simultaneously, eliminating need for multiple crystals |
| Independent phase adjustment | Programmable initial phase offset (–45 to +45 ns) and fine-grained increment/decrement (<20 ps steps) per output |
| Configurable spread spectrum | Per-output SSC with user-defined spread (0.5–5.0%), rate (33–63 kHz), and direction-reducing EMI without affecting timing margins |
| Glitchless frequency tuning | Real-time frequency increment/decrement in 1 ppm steps via pin control or I²C, with sub-ns update latency |
| External feedback mode | Supports zero-delay clock distribution by routing an output back to INx, enabling synchronous fanout without added latency |
Applications
| PCIe Gen 3/4 Timing | Ethernet Switch Clocking |
|---|---|
Use Scenario: Providing synchronized reference clocks to CPU, GPU, and NVMe controllers in server motherboards and accelerators. IC Role / Device Role / Timing Role: PCIe Common Clock source compliant with Gen 3 SRNS and Gen 4 jitter specs (≤0.32 ps RMS). Use Value: Eliminates need for four discrete oscillators while maintaining <0.7 ps RMS jitter across all four PCIe root ports. | Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10/25 GbE PHYs and switch fabric ASICs. IC Role / Device Role / Timing Role: Quad-output clock synthesizer delivering low-jitter, format-mixed clocks to multi-rate Ethernet interfaces. Use Value: Enables single-chip timing for 1 GbE (CMOS), 10 GbE (LVDS), and 25 GbE (HCSL) lanes with independent voltage and phase control. |
| Broadcast Video Timing | FPGA/Processor Clocking |
Use Scenario: Synchronizing SDI serializers, video processors, and frame buffers in broadcast encoders and IP media gateways. IC Role / Device Role / Timing Role: Precision clock generator delivering SMPTE ST 2082 (297 MHz) and ST 2081 (594 MHz) rates with sub-20 ps phase alignment. Use Value: Achieves <100 ps output-to-output skew between video clock domains using programmable phase offsets. | Use Scenario: Supplying core, DDR, and peripheral clocks to Xilinx Versal or Intel Agilex FPGAs and ARM-based SoCs. IC Role / Device Role / Timing Role: Configurable clock source supporting mixed-signal FPGA timing with LVDS, HSTL, and CMOS outputs. Use Value: Delivers 100 MHz DDR4 clock (HSTL), 500 MHz logic clock (LVDS), and 24 MHz debug clock (CMOS) from one IC with independent voltage rails. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-output clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5338A-B-GM | Same die, factory-programmed with fixed configuration; no I²C EEPROM; requires pre-configured OTP image | Limited to predefined frequency sets; unsuitable for dynamic reconfiguration or field updates | Select when production volume justifies OTP NRE cost and design freeze is complete |
| LMK04832ISQE/NOPB | Two PLLs, 14 outputs, higher power (120 mA), larger 64-QFN; supports JESD204B deterministic latency | Better suited for RF/data converter timing with ultra-low deterministic jitter; over-specified for PCIe/switching | Select when JESD204B sync, >4 outputs, or sub-ps deterministic jitter are required |
Compared with Si5338A-B-GM, SI5338N-B06152-GMR offers full field-programmability and flexible input/output configuration; compared with LMK04832ISQE/NOPB, it provides lower power, smaller footprint, and simpler I²C control at the expense of output count and JESD204B features.
Availability
SI5338N-B06152-GMR is available at Aetrix Electronics and suitable for PCIe Gen 4 server boards, 10/25 GbE switch designs, and broadcast video equipment requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for SI5338N-B06152-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog semiconductors, specializing in RF, timing, and precision analog solutions for communications infrastructure, automotive, and industrial markets.
The Si5338 product line was designed to replace multiple discrete oscillators with a single, software-configurable clock generator for high-speed serial interfaces-including PCIe, Ethernet, Fibre Channel, and broadcast video-where low jitter, flexible format support, and space-constrained PCB layouts are critical.
FAQ
What is the primary function of the SI5338N-B06152-GMR in a system?
The SI5338N-B06152-GMR functions as a quad-output, any-frequency clock generator that synthesizes four independent, low-jitter clock signals from a single reference. It replaces up to four discrete oscillators or crystal-based clock sources, supporting PCIe Gen 1–4, Ethernet, broadcast video, and FPGA timing applications with programmable frequency, format, voltage, and phase per output.
Does the SI5338N-B06152-GMR support PCIe Gen 4 Common Clock compliance?
Yes, the SI5338N-B06152-GMR meets PCIe Gen 4 Common Clock jitter specifications with ≤0.45 ps RMS (12 kHz–20 MHz) when configured per Skyworks AN562 guidelines. Its 0.7 ps RMS typical phase jitter and dual-PLL architecture ensure robust compliance across temperature and voltage variations, validated using the Skyworks PCIe Clock Jitter Tool.
Can the SI5338N-B06152-GMR generate different output voltages simultaneously?
Yes, the SI5338N-B06152-GMR supports independent output buffer supplies (VDDO0–VDDO3), allowing simultaneous generation of LVPECL (3.3 V), LVDS (2.5 V), HCSL (1.8 V), and CMOS (1.5 V) outputs on separate banks. Each VDDO rail is externally supplied and decoupled, enabling direct interfacing with mixed-voltage ASICs, FPGAs, and PHYs without level shifters.
How is the SI5338N-B06152-GMR programmed, and what tools are required?
The SI5338N-B06152-GMR is programmed via its I²C/SMBus interface using Skyworks' ClockBuilder Pro software. This GUI tool enables frequency planning, output format selection, SSC configuration, and register export. No external programmer is needed-configuration can be loaded at power-up from internal OTP or dynamically updated in-system via I²C during operation.
What package type and thermal characteristics does the SI5338N-B06152-GMR have?
The SI5338N-B06152-GMR uses a 24-lead QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Its thermal resistance is θJA = 37 °C/W (still air) and θJC = 10 °C/W, enabling reliable operation at full load (45 mA core current) within the –40 to +85 °C industrial temperature range without forced airflow or heatsinking.
SI5338N-B06152-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338N-B06152-GMR FAQ
1.How can I place an order for SI5338N-B06152-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338N-B06152-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338N-B06152-GMR reliable?
The price and inventory of SI5338N-B06152-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338N-B06152-GMR is usually 5 days.
3.What payment methods are accepted for SI5338N-B06152-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338N-B06152-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338N-B06152-GMR?
SI5338N-B06152-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338N-B06152-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338N-B06152-GMR?
For technical support, including SI5338N-B06152-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338N-B06152-GMR requirements.
6.How does Aetrix verify that SI5338N-B06152-GMR is sourced from the original manufacturer or authorized distributors?
All SI5338N-B06152-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338N-B06152-GMR meets industry standards.
7.What is the process for return or replacement of SI5338N-B06152-GMR?
All SI5338N-B06152-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338N-B06152-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338N-B06152-GMR part is unused and in its original packaging.
Return procedure for SI5338N-B06152-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338N-B06152-GMR Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

