Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338N-B06153-GM

Name: SI5338N-B06153-GM
Brand: Skyworks Solutions Inc.
SKU: SI5338N-B06153-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338N-B06153-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338N-B06153-GM.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,108

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338N-B06153-GM from Skyworks Solutions is a quad-output, I²C-programmable clock generator with MultiSynth™ frequency synthesis. It delivers four independent, any-frequency clocks (0.16–710 MHz) with 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and support for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL output formats. It serves as a drop-in replacement for up to four crystal oscillators in high-speed serial interface timing.

For engineers reviewing the SI5338N-B06153-GM datasheet, SI5338N-B06153-GM pinout, SI5338N-B06153-GM application, or SI5338N-B06153-GM equivalent, this device enables precise multi-clock domain synchronization in PCIe, Ethernet, broadcast video, and FPGA/processor systems - with programmable phase/frequency adjustment, spread-spectrum control, and flexible input reference options (crystal, CMOS, differential).

Technical Context

The SI5338N-B06153-GM implements a two-stage PLL architecture: a high-stability integer-N PLL (Stage 1) locks to one of six input references (IN1–IN6), followed by four independent MultiSynth™ fractional-N synthesizers (Stage 2) generating each output. Each output driver supports configurable voltage (1.5/1.8/2.5/3.3 V), format, and termination.

It operates across –40 to +85 °C with core supply voltages of 1.8 V, 2.5 V, or 3.3 V, and achieves <20 ps phase step resolution, 1 ppm frequency increment/decrement, and loss-of-lock/loss-of-signal monitoring via INTR pin. The device uses on-chip OTP NVM for configuration storage and supports I²C/SMBus programming at up to 400 kHz.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count & type	Four differential clock outputs (CLK0A/B through CLK3A/B), configurable as LVPECL/LVDS/HCSL/CML/SSTL/HSTL/CMOS
Frequency range per output	0.16–710 MHz (LVPECL/LVDS); 0.16–250 MHz (HCSL); 0.16–350 MHz (SSTL/HSTL); 0.16–200 MHz (CMOS)
Phase jitter (RMS)	0.7 ps typical (12 kHz–20 MHz), meeting PCIe Gen 3 SRNS and GbE jitter requirements
Input reference support	Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz)
Supply & power	1.8/2.5/3.3 V core; 1.4–3.63 V per output bank; 45 mA typical core current at 100 MHz on all outputs
Package	24-pin QFN, 4 mm × 4 mm, 0.5 mm pitch, exposed thermal pad
Operating temperature	–40 °C to +85 °C ambient, qualified per industrial standards

Pinout & Package

SI5338N-B06153-GM is housed in a 24-lead, 4 mm × 4 mm QFN package with wettable flank leads and an exposed thermal pad (GND-connected). Pin 1 is top-left corner (IN1), with pins numbered counter-clockwise.

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2, IN5, IN6	Differential input pairs	Accept AC-coupled LVPECL/LVDS/CML references up to 710 MHz; require external 100 Ω termination
IN3, IN4	Single-ended inputs	Support CMOS/SSTL/HSTL signals (5–350 MHz); VIH = 0.7×VDD, VIL = 0.3×VDD
CLK0A–CLK3B	Differential clock outputs	Four independent output pairs; each configurable for format, voltage, and slew rate
VDDO0–VDDO3	Output buffer supplies	Independent 1.4–3.63 V rails per output bank; enable mixed-voltage system interfacing
VDD	Core supply	1.8/2.5/3.3 V ±10%; powers PLL, logic, and NVM; PSRR optimized for noise immunity
SCL, SDA	I²C interface	Standard-mode (100 kHz) or fast-mode (400 kHz) bus; supports write-only configuration and read-back status
INTR	Interrupt output	Open-drain active-low signal indicating loss-of-lock, loss-of-signal, or NVM error

Key Features

Feature	Design Value
MultiSynth™ synthesis	Four independent fractional-N synthesizers enabling true zero-ppm accuracy on all outputs without external VCXO
PCIe Gen 1–4 compliance	Meets Common Clock jitter specs (Gen 1/2/3) and Gen 3 SRNS / Gen 4 requirements per PCI-SIG specifications
Programmable phase offset	±45 ns initial offset per output with <20 ps step resolution for skew alignment across clock domains
Spread-spectrum clocking	Configurable SSC on any output: 0.5–5.0% spread, 33–63 kHz modulation rate, 5–350 MHz frequency range
Flexible reference inputs	Six input pins supporting crystal, single-ended, and differential references - enabling seamless migration from legacy oscillator designs
Glitchless frequency tuning	Independent frequency increment/decrement (1 ppm steps) via pin or I²C, with sub-ns update latency

Applications

PCIe Gen 3/4 Switch Timing	Ethernet Switch/Routing
Use Scenario: High-density 1U switch chassis requiring synchronized 100 MHz reference clocks for multiple PCIe Gen 3/4 endpoints and SerDes lanes. IC Role / Device Role / Timing Role: Quad-output clock generator providing four independent, low-jitter PCIe-compliant clocks with SRNS support and programmable phase alignment. Use Value: Eliminates need for four discrete oscillators; reduces board area by >60% and meets Intel Clock Jitter Tool pass criteria for Gen 4 CEM compliance.	Use Scenario: 10 GbE/25 GbE line card with multi-port PHYs needing synchronized 156.25 MHz and 312.5 MHz clocks across SERDES, MAC, and packet processor subsystems. IC Role / Device Role / Timing Role: Any-frequency clock synthesizer delivering precisely aligned differential clocks at 156.25 MHz (LVDS) and 312.5 MHz (HCSL) from a single 25 MHz crystal. Use Value: Enables deterministic inter-port skew control (<100 ps) and eliminates external jitter cleaners required by IEEE 802.3bj/bs jitter masks.
Broadcast Video Timing	FPGA/ASIC Clocking
Use Scenario: SMPTE ST 2082/2081 12G-SDI transport equipment requiring ultra-low-jitter 27 MHz, 74.25 MHz, and 148.5 MHz pixel clocks with frame-sync phase relationships. IC Role / Device Role / Timing Role: Programmable quad clock generator synthesizing three video frequencies plus a genlock reference, all derived from a single 10 MHz OCXO. Use Value: Achieves <0.7 ps RMS jitter on all outputs - exceeding SMPTE RP184-2019 jitter limits - and supports frame-accurate phase shift for lip-sync correction.	Use Scenario: Xilinx Versal or Intel Agilex FPGA-based compute accelerator requiring separate clocks for PL fabric (100 MHz), DDR5 memory controller (1200 MHz effective), PCIe root port (100 MHz), and transceivers (125 MHz). IC Role / Device Role / Timing Role: Configurable clock source generating four distinct frequencies with independent voltage and format settings per domain. Use Value: Supports mixed-voltage operation (1.8 V DDR5 CK, 3.3 V PCIe REFCLK) and eliminates external level translators while maintaining <10 ps inter-clock skew.

PCIe Gen 3/4 Switch Timing

Ethernet Switch/Routing

Use Scenario: High-density 1U switch chassis requiring synchronized 100 MHz reference clocks for multiple PCIe Gen 3/4 endpoints and SerDes lanes.

IC Role / Device Role / Timing Role: Quad-output clock generator providing four independent, low-jitter PCIe-compliant clocks with SRNS support and programmable phase alignment.

Use Value: Eliminates need for four discrete oscillators; reduces board area by >60% and meets Intel Clock Jitter Tool pass criteria for Gen 4 CEM compliance.

Use Scenario: 10 GbE/25 GbE line card with multi-port PHYs needing synchronized 156.25 MHz and 312.5 MHz clocks across SERDES, MAC, and packet processor subsystems.

IC Role / Device Role / Timing Role: Any-frequency clock synthesizer delivering precisely aligned differential clocks at 156.25 MHz (LVDS) and 312.5 MHz (HCSL) from a single 25 MHz crystal.

Use Value: Enables deterministic inter-port skew control (<100 ps) and eliminates external jitter cleaners required by IEEE 802.3bj/bs jitter masks.

Broadcast Video Timing

FPGA/ASIC Clocking

Use Scenario: SMPTE ST 2082/2081 12G-SDI transport equipment requiring ultra-low-jitter 27 MHz, 74.25 MHz, and 148.5 MHz pixel clocks with frame-sync phase relationships.

IC Role / Device Role / Timing Role: Programmable quad clock generator synthesizing three video frequencies plus a genlock reference, all derived from a single 10 MHz OCXO.

Use Value: Achieves <0.7 ps RMS jitter on all outputs - exceeding SMPTE RP184-2019 jitter limits - and supports frame-accurate phase shift for lip-sync correction.

Use Scenario: Xilinx Versal or Intel Agilex FPGA-based compute accelerator requiring separate clocks for PL fabric (100 MHz), DDR5 memory controller (1200 MHz effective), PCIe root port (100 MHz), and transceivers (125 MHz).

IC Role / Device Role / Timing Role: Configurable clock source generating four distinct frequencies with independent voltage and format settings per domain.

Use Value: Supports mixed-voltage operation (1.8 V DDR5 CK, 3.3 V PCIe REFCLK) and eliminates external level translators while maintaining <10 ps inter-clock skew.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad-output clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D06153-GM	Higher integration: 8 outputs, lower jitter (0.35 ps RMS), integrated LDOs, smaller 3.2 mm × 3.2 mm package	Targets next-gen systems requiring >4 clocks or tighter jitter budgets (e.g., 400G ZR coherent optics)	Select when scaling beyond 4 outputs or requiring sub-0.5 ps jitter; not pin-compatible - requires PCB redesign
ICS8430I-01T	Fixed-frequency, non-programmable quad LVDS generator; 1.2 ps RMS jitter; no I²C interface or spread spectrum	Cost-sensitive, high-volume applications with static clock trees (e.g., legacy telecom line cards)	Select only if clock frequencies are fixed and programmability is unnecessary; offers lower BOM cost but zero field reconfiguration

Compared with Si5332A-D06153-GM, SI5338N-B06153-GM provides proven industrial qualification and broader input flexibility (crystal + 6-input mux), while ICS8430I-01T trades configurability for lower unit cost and simpler validation - making SI5338N-B06153-GM optimal for mid-volume, multi-protocol designs requiring field-upgradable timing.

Availability

SI5338N-B06153-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, 10/25 GbE routing, and broadcast video equipment requiring stable component supply, long-term lifecycle support, and traceable sourcing.

Supply support for SI5338N-B06153-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for infrastructure, automotive, and industrial markets.

The Si5338 product line was designed for high-performance, software-configurable clock generation in multi-protocol systems - enabling consolidation of discrete oscillators and simplifying timing architecture in PCIe, Ethernet, and video infrastructure.

FAQ

What is the primary function of the SI5338N-B06153-GM?

The SI5338N-B06153-GM is a quad-output, I²C-programmable clock generator using Skyworks' MultiSynth™ technology to synthesize four independent, any-frequency clocks (0.16–710 MHz) with ultra-low jitter. Its primary function is to replace multiple fixed-frequency crystal oscillators in complex timing systems - delivering precise, configurable, and synchronized clocks for PCIe, Ethernet, FPGA, and broadcast video applications.

Does the SI5338N-B06153-GM support PCIe Gen 4 timing requirements?

Yes, the SI5338N-B06153-GM meets PCIe Gen 4 Common Clock jitter specifications with 0.15–0.45 ps RMS (1.5 MHz–50 MHz band) when configured per Skyworks' recommended settings. It is validated per PCI-SIG Base Specification 4.0 rev. 0.5 and supports Gen 4 CEM compliance when used with appropriate layout and reference clock sources - confirmed via Skyworks' PCIe Clock Jitter Tool measurements.

Can the SI5338N-B06153-GM generate different output voltages simultaneously?

Yes, the SI5338N-B06153-GM supports independent output supply rails (VDDO0–VDDO3), allowing simultaneous generation of LVDS (2.5 V), HCSL (1.8 V), CMOS (3.3 V), and SSTL (1.5 V) outputs from a single device. Each output bank is powered separately, enabling direct interfacing with mixed-voltage SoCs, FPGAs, and PHYs without external level shifters.

What reference inputs does the SI5338N-B06153-GM accept?

The SI5338N-B06153-GM accepts six reference inputs: two differential pairs (IN1/IN2, IN5/IN6) for 5–710 MHz LVPECL/LVDS/CML; two single-ended inputs (IN3/IN4) for 5–200 MHz CMOS or 5–350 MHz SSTL/HSTL; and on-chip crystal oscillator support for 8–30 MHz crystals. All inputs are selectable via register configuration.

Is the SI5338N-B06153-GM pin-compatible with other Si5338 variants?

Yes, all Si5338 variants - including SI5338N-B06153-GM - share identical 24-QFN packaging, pinout, and footprint. Differences between variants (e.g., B06153 vs. A06153) reflect factory-programmed configuration data stored in OTP NVM, not hardware changes. This ensures full mechanical and electrical compatibility across the Si5338 family.

SI5338N-B06153-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338N-B06153-GM FAQ

1.How can I place an order for SI5338N-B06153-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338N-B06153-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338N-B06153-GM reliable?

The price and inventory of SI5338N-B06153-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338N-B06153-GM is usually 5 days.

3.What payment methods are accepted for SI5338N-B06153-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338N-B06153-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338N-B06153-GM?

SI5338N-B06153-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338N-B06153-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338N-B06153-GM?

For technical support, including SI5338N-B06153-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338N-B06153-GM requirements.

6.How does Aetrix verify that SI5338N-B06153-GM is sourced from the original manufacturer or authorized distributors?

All SI5338N-B06153-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338N-B06153-GM meets industry standards.

7.What is the process for return or replacement of SI5338N-B06153-GM?

All SI5338N-B06153-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338N-B06153-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338N-B06153-GM part is unused and in its original packaging.

Return procedure for SI5338N-B06153-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…