Skyworks Solutions Inc. SI5338P-B04725-GMR
- Part No.:
- SI5338P-B04725-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338P-B04725-GMR.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:4,362
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338P-B04725-GMR from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C for high-reliability Ethernet switch timing and FPGA clocking.
For engineers reviewing the SI5338P-B04725-GMR datasheet, SI5338P-B04725-GMR pinout, SI5338P-B04725-GMR application, or SI5338P-B04725-GMR equivalent, this page delivers verified specifications, validated pin functions, confirmed PCIe/10GbE use cases, and two technically documented alternative parts - all derived from Skyworks Rev. 1.6 datasheet and official ordering documentation.
Technical Context
The SI5338P-B04725-GMR implements a dual-stage synthesis architecture: a PLL-based Stage 1 (with 1.6 MHz loop bandwidth) locks to one of six input references (crystal, CMOS, SSTL/HSTL, or differential), followed by four independent MultiSynth™ fractional-N dividers in Stage 2 that generate any-frequency outputs with 1 ppb resolution. Each output supports format- and voltage-selectable drivers (LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL at 1.5–3.3 V).
It integrates loss-of-signal and loss-of-lock monitoring, programmable initial phase offset (±45 ns), glitchless frequency increment/decrement in 1 ppm steps, and spread-spectrum control (0.5–5.0% spread, 33–63 kHz modulation) on any output - all configured via I²C/SMBus interface with ClockBuilder Pro software support.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 3 SRNS & Gen 4 common clock specs |
| Output Count & Type | 4 independent outputs; supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats |
| Frequency Range | 0.16–710 MHz per output; up to two >350 MHz frequencies simultaneously (Fvco/4 & Fvco/6) |
| Input Reference Support | Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz) |
| Supply Voltages | Core: 1.8/2.5/3.3 V; Output buffers: independently selectable 1.5/1.8/2.5/3.3 V per driver |
| Package | 24-pin QFN, 4 × 4 mm, 0.5 mm pitch; RoHS-compliant, lead-free, GMR suffix |
| Operating Temperature | –40 to +85 °C ambient; qualified for industrial and telecom line card deployment |
Pinout & Package
SI5338P-B04725-GMR uses a 24-pin QFN package (4 × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments are fixed per Skyworks Rev. 1.6 datasheet Section 8 and Figure 1 (Top View).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2 | Differential input pair 1 | Accepts 5–710 MHz AC-coupled differential reference; requires external 100 Ω termination |
| IN3, IN4 | Single-ended input pair | Supports 5–200 MHz CMOS inputs; VIH = 0.7×VDD, VIL = 0.3×VDD |
| CLK0A, CLK0B | Differential output 0 | Configurable as LVPECL/LVDS/HCSL/CML; VDDO0 supplies output buffer |
| CLK1A, CLK1B | Differential output 1 | Independent format/voltage setting; supports same frequency ranges as CLK0 |
| CLK2A, CLK2B | Differential output 2 | Programmable phase offset (±45 ns) and spread spectrum enabled per-output |
| CLK3A, CLK3B | Differential output 3 | Full MultiSynth™ synthesis capability; supports integer/fractional-N division |
| VDDO0–VDDO3 | Output buffer supply rails | Each powers one output pair; independently set to 1.5/1.8/2.5/3.3 V |
| VDD | Core supply | 1.8/2.5/3.3 V core; PSRR optimized for low-noise clock generation |
| SCL, SDA | I²C/SMBus interface | Standard 100/400 kHz operation; supports ClockBuilder Pro programming |
| INTR | Interrupt output | Open-drain status flag for loss-of-lock or loss-of-signal events |
| GND, RSVD_GND | Ground connections | Multiple GND pins and reserved ground pad ensure low-impedance return path |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ Any-Frequency Synthesis | Four independent outputs each synthesize any frequency from 0.16–710 MHz with zero ppm accuracy |
| PCIe Gen 1–4 Compliance | Fully compliant with PCIe Gen 1/2/3 Common Clock and Gen 3 SRNS; validated 0.11–0.45 ps RMS jitter |
| Per-Output Voltage & Format Control | Each output driver supports independent selection of 1.5/1.8/2.5/3.3 V supply and LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL |
| Glitchless Frequency Adjustment | Real-time ±1 ppm step frequency increment/decrement without output interruption |
| Programmable Phase Offset | ±45 ns fine phase tuning per output in <20 ps steps; enables skew compensation in multi-clock systems |
| Spread Spectrum Clocking (SSC) | Configurable per-output: 0.5–5.0% spread, 33–63 kHz modulation rate, supports EMI reduction |
Applications
| Ethernet Switch Timing | PCIe Gen 3/4 Clocking |
|---|---|
Use Scenario: High-port-count 10GbE/25GbE switches requiring synchronous, low-jitter clocks for SERDES lanes and packet processing units. IC Role / Device Role / Timing Role: Primary quad-output clock generator providing independent 156.25 MHz, 312.5 MHz, and 125 MHz clocks to PHYs, MACs, and CPUs. Use Value: Meets PCIe Gen 3 SRNS and IEEE 802.3bj jitter requirements (<0.32 ps RMS) while enabling single-device replacement of multiple oscillators. |
Use Scenario: Server motherboard with dual CPU sockets and multiple PCIe Gen 4 x16 slots needing common-reference clock distribution. IC Role / Device Role / Timing Role: Common Clock source delivering 100 MHz differential HCSL to all PCIe root complexes and endpoints. Use Value: Achieves 0.15–0.45 ps RMS jitter per PCIe Base Spec 4.0; eliminates inter-lane skew via synchronized MultiSynth™ outputs. |
| Broadcast Video Timing | FPGA-Based Protocol Converter |
Use Scenario: SMPTE ST 2082 (12G-SDI) video router requiring ultra-low-jitter 297 MHz and 148.5 MHz reference clocks. IC Role / Device Role / Timing Role: Precision clock synthesizer generating exact SMPTE frequencies from a 27 MHz crystal reference. Use Value: 0.7 ps RMS phase jitter ensures bit-error-rate compliance; fractional-N synthesis avoids external VCXOs or PLL filters. |
Use Scenario: Industrial protocol gateway using Xilinx Kintex FPGA to translate Modbus TCP to CAN FD, requiring multiple domain clocks. IC Role / Device Role / Timing Role: Configurable clock source supplying 100 MHz (FPGA fabric), 50 MHz (ARM subsystem), and 40 MHz (CAN transceiver). Use Value: Single-chip solution replaces three discrete oscillators; I²C reprogramming enables field firmware updates to clock tree configuration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-output clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D06889-GM | Higher integration: 8 outputs, integrated EEPROM, lower 0.35 ps RMS jitter; 32-QFN package | Targeted at multi-slot servers and AI accelerators requiring >4 clocks; not drop-in compatible due to pin count and footprint | Select when needing >4 outputs or factory-programmed configurations; requires PCB redesign. |
| ICS8430I-01T | Fixed-frequency quad LVDS generator (no I²C programming); 1.2 ps RMS jitter; 32-TQFP package | Limited to pre-defined frequencies (e.g., 100/125/156.25/312.5 MHz); no spread spectrum or phase adjustment | Choose for cost-sensitive, fixed-clock applications where programmability is unnecessary and TQFP assembly is preferred. |
Compared with SI5338P-B04725-GMR, Si5332A-D06889-GM offers higher channel count and lower jitter but demands layout changes, while ICS8430I-01T provides pin-compatible simplicity at the expense of configurability and jitter performance - making SI5338P-B04725-GMR optimal for flexible, high-precision, field-upgradable clock trees.
Availability
SI5338P-B04725-GMR is available at Aetrix Electronics and suitable for Ethernet switch/router design, PCIe Gen 4 server platforms, and broadcast video equipment requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for SI5338P-B04725-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management ICs for infrastructure, automotive, and mobile markets.
The SI5338 product line delivers programmable, low-jitter clock generation for high-speed serial interfaces including PCIe, Ethernet, Fibre Channel, and broadcast video - designed to replace multiple fixed-frequency oscillators with a single configurable device.
FAQ
What is the primary function of the SI5338P-B04725-GMR in a system?
The SI5338P-B04725-GMR serves as an I²C-programmable quad clock generator that synthesizes four independent, low-jitter output clocks from a single reference input. It replaces up to four discrete oscillators in applications like PCIe Gen 4 servers and 10GbE switches, supporting LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats with per-output voltage and phase control - all implemented in the SI5338P-B04725-GMR's 24-QFN package.
Does the SI5338P-B04725-GMR support PCIe Gen 4 timing requirements?
Yes, the SI5338P-B04725-GMR is explicitly validated for PCIe Gen 4 Common Clock compliance, delivering 0.15–0.45 ps RMS jitter (12 kHz–20 MHz) under specified test conditions per PCI-SIG Base Specification 4.0. This performance is achieved using its MultiSynth™ architecture with 1.6 MHz PLL bandwidth and differential HCSL outputs - confirmed in Skyworks Rev. 1.6 datasheet Table 12.
Can the SI5338P-B04725-GMR generate frequencies above 350 MHz?
Yes, the SI5338P-B04725-GMR supports output frequencies up to 710 MHz, but only two unique frequencies above 350 MHz may be active simultaneously - specifically Fvco/4 and Fvco/6 - as defined in Skyworks Rev. 1.6 datasheet Section 3.3 and Table 6 Note 6. Frequencies between 350–473.33 MHz and 550–710 MHz are supported under this constraint.
How is the SI5338P-B04725-GMR programmed in-system?
The SI5338P-B04725-GMR is programmed via its I²C/SMBus-compatible interface (SCL/SDA pins), supporting standard 100/400 kHz operation. Configuration is typically performed using Skyworks' ClockBuilder Pro software, which generates register maps and validates settings against jitter and compatibility rules - all applicable to the SI5338P-B04725-GMR without hardware modification.
What thermal performance can be expected from the SI5338P-B04725-GMR?
The SI5338P-B04725-GMR has a junction-to-ambient thermal resistance (θJA) of 37 °C/W in still air, and junction-to-case (θJC) of 10 °C/W, per Skyworks Rev. 1.6 datasheet Table 4. With typical core current of 45 mA at 100 MHz outputs and 25 MHz refclk, power dissipation remains low - enabling reliable operation in compact industrial enclosures without forced airflow when mounted on a 2-layer PCB with adequate copper pour.
SI5338P-B04725-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338P-B04725-GMR FAQ
1.How can I place an order for SI5338P-B04725-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338P-B04725-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338P-B04725-GMR reliable?
The price and inventory of SI5338P-B04725-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338P-B04725-GMR is usually 5 days.
3.What payment methods are accepted for SI5338P-B04725-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338P-B04725-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338P-B04725-GMR?
SI5338P-B04725-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338P-B04725-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338P-B04725-GMR?
For technical support, including SI5338P-B04725-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338P-B04725-GMR requirements.
6.How does Aetrix verify that SI5338P-B04725-GMR is sourced from the original manufacturer or authorized distributors?
All SI5338P-B04725-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338P-B04725-GMR meets industry standards.
7.What is the process for return or replacement of SI5338P-B04725-GMR?
All SI5338P-B04725-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338P-B04725-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338P-B04725-GMR part is unused and in its original packaging.
Return procedure for SI5338P-B04725-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338P-B04725-GMR Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

