Skyworks Solutions Inc. SI5338Q-B04142-GM
- Part No.:
- SI5338Q-B04142-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338Q-B04142-GM.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:2,853
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338Q-B04142-GM from Skyworks Solutions is a quad-output, I²C-programmable clock generator with MultiSynth™ frequency synthesis, delivering four independent low-jitter clocks (0.7 ps RMS typical phase jitter), PCIe Gen 1–4 and SRNS-compliant outputs, and support for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats across 0.16–710 MHz. It replaces up to four crystal oscillators in high-speed networking and FPGA timing applications.
For engineers reviewing the SI5338Q-B04142-GM datasheet, SI5338Q-B04142-GM pinout, SI5338Q-B04142-GM application, or SI5338Q-B04142-GM equivalent, this page provides verified technical context, exact pin functions, real-world use cases, and validated alternative options - all grounded in Skyworks Rev. 1.6 documentation and official package data.
Technical Context
The SI5338Q-B04142-GM implements a two-stage PLL architecture: a high-stability reference stage followed by four independent MultiSynth™ fractional-N synthesizers, each driving configurable output buffers. Its input supports differential (5–710 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or crystal (8–30 MHz) references.
All four outputs are independently programmable for frequency, format, voltage (1.5/1.8/2.5/3.3 V), phase offset (±45 ns, <20 ps step), and spread-spectrum modulation (0.5–5.0% spread, 33–63 kHz rate). Loss-of-lock and loss-of-signal alarms provide system-level monitoring via the INTR pin.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps typical - meets PCIe Gen 4 common clock and SRNS requirements at 100 MHz HCSL output |
| Output Count & Type | 4 differential outputs (CLK0A/B through CLK3A/B) - supports simultaneous LVPECL, LVDS, HCSL, CML, SSTL, HSTL, or CMOS |
| Frequency Range | 0.16–710 MHz per output - includes PCIe Gen 4 (100 MHz), Ethernet (125 MHz), and Fibre Channel (155.52 MHz) standards |
| Input Reference Support | Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz) - enables flexible system clock sourcing |
| Supply Voltages | VDD = 1.8/2.5/3.3 V ±10%; VDDOx = 1.4–3.63 V - allows mixed-voltage board design with independent output driver rails |
| Operating Temperature | –40 °C to +85 °C - qualified for industrial and telecom line card environments |
| Package | 24-pin QFN, 4 × 4 mm, 0.5 mm pitch - surface-mount compatible with standard reflow profiles |
Pinout & Package
SI5338Q-B04142-GM uses a 24-lead QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments follow Skyworks Rev. 1.6 pinout diagram and functional block diagram.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2 | Differential input pair | Accepts 5–710 MHz AC-coupled differential reference; requires external 100 Ω termination |
| IN3, IN4 | Single-ended CMOS inputs | Support 5–200 MHz DC-coupled clock or control signals; VIH = 0.7×VDD, VIL = 0.3×VDD |
| CLK0A, CLK0B – CLK3A, CLK3B | Differential clock outputs | Four independent pairs; each configurable for LVPECL/LVDS/HCSL/CML with selectable VDDOx supply |
| VDDO0–VDDO3 | Output buffer supplies | Independent 1.4–3.63 V rails per output bank - enables mixed-signal interface voltage translation |
| VDD | Core supply | 1.8/2.5/3.3 V ±10% core power; IDD = 45 mA typical at 100 MHz on all outputs |
| SCL, SDA | I²C/SMBus interface | Standard 100/400 kHz operation; supports ClockBuilder Pro programming and runtime configuration |
| INTR | Interrupt output | Open-drain status indicator for loss-of-lock (LOL) and loss-of-signal (LOS); VOL ≤ 0.4 V @ 3 mA |
| RSVD_GND | Reserved ground | Internal no-connect; must be tied to GND per layout guidelines to ensure thermal and EMI performance |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis | Four independent fractional-N synthesizers enabling true zero-ppm accuracy on all outputs without external crystals |
| PCIe Gen 1–4 compliance | Meets Common Clock and Gen 3 SRNS jitter specs (0.11–0.45 ps RMS) - validated using Intel Clock Jitter Tool |
| Glitchless frequency tuning | 1 ppm step size via PINC/FDEC pins - enables real-time dynamic clock adjustment without output interruption |
| Programmable phase offset | ±45 ns range with <20 ps resolution per output - supports precise skew alignment in multi-lane SerDes systems |
| Spread-spectrum capability | Configurable on any output: 0.5–5.0% down-spread, 33–63 kHz modulation rate - reduces EMI peak emissions |
| External feedback mode | Enables zero-delay clock distribution - critical for synchronous backplane timing and deterministic latency paths |
Applications
| Ethernet Switch Timing | PCIe Gen 4 Clocking |
|---|---|
Use Scenario: 10 GbE/25 GbE switch fabric requiring synchronized 125 MHz and 156.25 MHz clocks across multiple PHYs and MACs. IC Role / Device Role / Timing Role: Quad clock generator providing four phase-aligned, low-jitter outputs - two for SERDES reference, one for CPU interface, one for management controller. Use Value: Eliminates four discrete oscillators while maintaining <0.7 ps RMS jitter and meeting IEEE 802.3bj jitter masks. |
Use Scenario: Server motherboard with dual x16 PCIe Gen 4 slots, requiring compliant 100 MHz common clock and separate reference for CDR. IC Role / Device Role / Timing Role: PCIe Gen 4 common clock source with SRNS support; one output drives slot clocks, another feeds root complex reference. Use Value: Achieves 0.15–0.45 ps RMS jitter per PCIe Base Spec 4.0 rev. 0.5 - validated using Skyworks PCIe Clock Jitter Tool. |
| FPGA Processor Clocking | Broadcast Video Timing |
Use Scenario: High-end FPGA-based video processing platform needing 148.5 MHz (SMPTE 292), 297 MHz (SMPTE 424), and 100 MHz system clocks. IC Role / Device Role / Timing Role: Any-frequency clock synthesizer generating three distinct frequencies from single crystal input; fourth output reserved for debug or auxiliary logic. Use Value: Enables single-crystal design with 0 ppm frequency accuracy - avoids drift-induced frame sync errors in broadcast pipelines. |
Use Scenario: Broadcast-grade SDI router with genlock capability requiring 27 MHz, 74.25 MHz, and 148.5 MHz video clocks plus 10 MHz house reference. IC Role / Device Role / Timing Role: Multi-format clock generator supporting LVDS (for backplane), HCSL (for SerDes), and CMOS (for microcontroller) outputs simultaneously. Use Value: Independent VDDOx rails allow direct interface to diverse video ICs without level shifters - reducing BOM count and signal integrity risk. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-output programmable clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5338A-B04142-GM | Same pinout and register map; differs only in factory-programmed NVM configuration - B04142-GM is pre-configured for specific frequency plan | Drop-in replacement if identical output frequencies and formats are required; no firmware update needed | Select when pre-programmed startup behavior matches system boot sequence without I²C initialization delay |
| LMK04832RHAT | Two PLLs + eight outputs; higher power (120 mA typ); supports JESD204B deterministic latency; no crystal oscillator input | Better suited for JESD204B baseband systems; requires external reference; larger 48-pin WQFN package | Choose when deterministic delay calibration, dual-loop redundancy, or >4 outputs are required - not a pin-compatible substitute |
Compared with Si5338A-B04142-GM, the SI5338Q-B04142-GM offers identical hardware but guarantees factory-loaded configuration for immediate operation; versus LMK04832RHAT, it delivers lower power and smaller footprint at the cost of fewer outputs and no JESD204B support.
Availability
SI5338Q-B04142-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 server boards, 10/25 GbE switching platforms, and FPGA-based broadcast video equipment requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for SI5338Q-B04142-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management ICs for infrastructure, automotive, and mobile markets.
The Si5338 product line delivers high-precision, software-programmable clock generation for high-speed serial interfaces - designed specifically to replace multiple fixed-frequency oscillators in datacenter, telecom, and broadcast systems.
FAQ
What is the primary function of the SI5338Q-B04142-GM?
The SI5338Q-B04142-GM is a quad-output, I²C-programmable clock generator that synthesizes four independent, low-jitter clock signals from a single reference. It uses Skyworks' MultiSynth™ technology to achieve 0 ppm frequency accuracy across 0.16–710 MHz per output, supporting LVPECL, LVDS, HCSL, CMOS, SSTL, and HSTL formats - making it ideal for replacing multiple crystal oscillators in PCIe, Ethernet, and FPGA timing applications.
Does the SI5338Q-B04142-GM support PCIe Gen 4 timing requirements?
Yes, the SI5338Q-B04142-GM meets PCIe Gen 4 common clock jitter specifications (0.15–0.45 ps RMS) and Gen 3 Separate Reference No Spread (SRNS) requirements (0.11–0.32 ps RMS), as validated per PCI-Express Base Specification 4.0 rev. 0.5 using the Skyworks PCIe Clock Jitter Tool. Its 0.7 ps RMS typical phase jitter ensures margin against worst-case conditions.
How many independent output voltage rails does the SI5338Q-B04142-GM support?
The SI5338Q-B04142-GM supports four independent output supply rails - VDDO0, VDDO1, VDDO2, and VDDO3 - each configurable from 1.4 V to 3.63 V. This allows simultaneous interfacing with mixed-voltage devices (e.g., 1.8 V FPGA I/O, 2.5 V SerDes, 3.3 V microcontroller) without external level shifters, directly enhancing signal integrity and reducing BOM complexity.
Can the SI5338Q-B04142-GM operate in clock buffer (PLL bypass) mode?
Yes, the SI5338Q-B04142-GM supports clock buffer mode with additive phase jitter as low as 0.165 ps RMS (12 kHz–20 MHz) for 622.08 MHz differential input. In this mode, the PLL is bypassed and outputs replicate the input clock with minimal added jitter - useful for low-latency, zero-delay distribution where synthesis is unnecessary.
What programming interface does the SI5338Q-B04142-GM use?
The SI5338Q-B04142-GM uses an I²C/SMBus-compatible serial interface (SCL/SDA pins) for configuration and runtime control. Programming is simplified using Skyworks' ClockBuilder Pro software, which generates custom configuration files and supports field updates. Factory-programmed NVM retains settings across power cycles, eliminating boot-time I²C initialization dependency for the SI5338Q-B04142-GM.
SI5338Q-B04142-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338Q-B04142-GM FAQ
1.How can I place an order for SI5338Q-B04142-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338Q-B04142-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338Q-B04142-GM reliable?
The price and inventory of SI5338Q-B04142-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338Q-B04142-GM is usually 5 days.
3.What payment methods are accepted for SI5338Q-B04142-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338Q-B04142-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338Q-B04142-GM?
SI5338Q-B04142-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338Q-B04142-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338Q-B04142-GM?
For technical support, including SI5338Q-B04142-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338Q-B04142-GM requirements.
6.How does Aetrix verify that SI5338Q-B04142-GM is sourced from the original manufacturer or authorized distributors?
All SI5338Q-B04142-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338Q-B04142-GM meets industry standards.
7.What is the process for return or replacement of SI5338Q-B04142-GM?
All SI5338Q-B04142-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338Q-B04142-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338Q-B04142-GM part is unused and in its original packaging.
Return procedure for SI5338Q-B04142-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338Q-B04142-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

