Skyworks Solutions Inc. SI5338Q-B04142-GMR
- Part No.:
- SI5338Q-B04142-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338Q-B04142-GMR.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:2,892
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338Q-B04142-GMR from Skyworks Solutions is a quad-output, I²C-programmable clock generator implementing MultiSynth™ frequency synthesis with 0 ppm precision per output, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and support for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL outputs up to 710 MHz. It replaces multiple crystal oscillators in high-speed serial interface timing applications such as PCIe root complexes and FPGA clock trees.
For engineers reviewing the SI5338Q-B04142-GMR datasheet, SI5338Q-B04142-GMR pinout, SI5338Q-B04142-GMR application, or SI5338Q-B04142-GMR equivalent, key selection criteria include differential output jitter performance at 100 MHz HCSL (0.15–0.45 ps RMS for PCIe Gen 3/4), independent per-output voltage configuration (1.5/1.8/2.5/3.3 V), and programmable phase/frequency adjustment in <20 ps / 1 ppm steps.
Technical Context
The SI5338Q-B04142-GMR integrates a high-stability PLL-based synthesis stage followed by four independent MultiSynth™ fractional-N dividers, enabling simultaneous generation of four unrelated frequencies from a single reference. Its architecture supports both free-running synthesis and synchronous frequency translation modes.
Each output driver is fully configurable for signal format, termination voltage, spread-spectrum modulation (0.5–5.0% spread, 33–63 kHz rate), and phase offset (±45 ns range). Input flexibility includes external crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or differential (5–710 MHz) references.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Count | Four independent differential or single-ended clock outputs (CLK0A/B through CLK3A/B) |
| Phase Jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz), meeting PCIe Gen 3/4 SRNS requirements |
| Frequency Range | 0.16–710 MHz per output, with two >350 MHz outputs simultaneously (Fvco/4 & Fvco/6) |
| Input Reference | Supports 8–30 MHz crystal, 5–710 MHz differential, or 5–350 MHz SSTL/HSTL inputs |
| Supply Voltages | Core: 1.8/2.5/3.3 V; Output buffers: independently configurable 1.5/1.8/2.5/3.3 V |
| Interface | I²C/SMBus-compatible serial programming interface with ClockBuilder Pro software support |
| Operating Temp | –40 °C to +85 °C ambient, qualified for industrial and telecom line card environments |
Pinout & Package
SI5338Q-B04142-GMR is housed in a 4 × 4 mm, 24-lead QFN package with exposed thermal pad. Pin assignments are fixed per the Si5338 family and validated for this variant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1/IN2, IN5/IN6 | Differential input pairs | Accept 5–710 MHz AC-coupled differential clocks; require external 100 Ω termination |
| IN3/IN4 | Single-ended input pins | Support 5–200 MHz CMOS, 5–350 MHz SSTL/HSTL with internal biasing |
| CLK0A/CLK0B – CLK3A/CLK3B | Differential output pairs | Four independent outputs configurable as LVPECL/LVDS/HCSL/CML/SSTL/HSTL/CMOS |
| VDDO0–VDDO3 | Output buffer supply pins | Enable per-output voltage setting (1.5/1.8/2.5/3.3 V) for mixed-logic-level systems |
| SCL/SDA | I²C serial interface | Standard 100/400 kHz operation; supports ClockBuilder Pro configuration and runtime reprogramming |
| INTR | Interrupt output | Open-drain status indicator for loss-of-lock (LOL) and loss-of-signal (LOS) events |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis | Enables true zero-ppm frequency accuracy on all four outputs without external crystals |
| Independent phase control | Programmable ±45 ns offset per output in <20 ps resolution for skew management |
| PCIe Gen 3/4 SRNS compliance | Validated 0.11–0.45 ps RMS jitter at 100 MHz HCSL under specified PLL bandwidth and CDR conditions |
| Flexible spread spectrum | Configurable SSC on any output: 5–350 MHz range, 0.5–5.0% spread, 33–63 kHz modulation rate |
| Glitchless frequency tuning | Real-time 1 ppm step increment/decrement via dedicated pins or I²C without output interruption |
Applications
| PCIe Root Complex Timing | FPGA/ASIC Clock Distribution |
|---|---|
Use Scenario: Providing synchronized 100 MHz reference clocks to PCIe Gen 3/4 endpoints and switches in server backplanes. IC Role / Device Role / Timing Role: Quad-output common clock source with SRNS-compliant jitter and independent output enable/disable. Use Value: Eliminates need for four discrete oscillators while maintaining sub-0.45 ps RMS jitter required for Gen 4 link training stability. |
Use Scenario: Delivering multiple domain-specific clocks (e.g., 300 MHz fabric, 150 MHz DDR, 100 MHz PCIe, 25 MHz debug) to Xilinx Versal or Intel Agilex FPGAs. IC Role / Device Role / Timing Role: Programmable multi-frequency clock generator with per-output voltage and format control. Use Value: Reduces BOM count and PCB area vs. discrete clock ICs; enables dynamic reconfiguration via I²C during system boot or runtime. |
| Ethernet Switch Line Cards | Broadcast Video Synchronization |
Use Scenario: Generating 156.25 MHz SerDes clocks and 25 MHz management clocks for 10GbE/25GbE switch ASICs in telecom access equipment. IC Role / Device Role / Timing Role: Low-jitter clock synthesizer with differential LVDS/HCSL outputs and robust LOS/LOL monitoring. Use Value: Meets IEEE 802.3bj jitter limits for 25G KR/KP; supports hot-swap detection via interrupt-driven status reporting. |
Use Scenario: Deriving SMPTE ST 2059-2 compliant 27 MHz, 74.25 MHz, and 148.5 MHz video clocks from a single GPS-disciplined 10 MHz reference in broadcast routers. IC Role / Device Role / Timing Role: Any-frequency clock translator with ultra-low additive jitter (<0.225 ps RMS in buffer mode). Use Value: Enables frame-accurate genlock across multiple video processing paths without external jitter cleaners. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-output programmable clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D06189-GM | Higher integration: 8 outputs, integrated jitter cleaner, lower 0.35 ps RMS jitter; requires external 100 MHz reference for best performance | Targeted at 100G/400G optical modules and AI accelerator clusters requiring ultra-low jitter and >4 outputs | Select when >4 outputs or <0.4 ps RMS jitter is mandatory; not drop-in due to different pinout and register map |
| ICS853S01IAGLF | Fixed-function 4-output LVDS clock fanout buffer; no frequency synthesis, no I²C, 1.2 ps RMS jitter | Used only for clock distribution-not synthesis-where input and output frequencies match exactly | Choose only for simple fanout where no frequency translation or programmability is needed; incompatible for any-frequency generation |
Compared with Si5332A-D06189-GM and ICS853S01IAGLF, the SI5338Q-B04142-GMR uniquely balances full I²C programmability, PCIe Gen 4 SRNS compliance, and 4-output flexibility in a compact 4×4 mm QFN-making it optimal for cost-sensitive, space-constrained designs requiring field-upgradable timing.
Availability
SI5338Q-B04142-GMR is available at Aetrix Electronics and suitable for PCIe Gen 4 root complexes, FPGA-based compute accelerators, and telecom line cards requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for SI5338Q-B04142-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog semiconductors, specializing in RF, timing, and connectivity solutions for infrastructure, automotive, and mobile markets.
The Si5338 product line delivers highly configurable, low-jitter clock generation for high-speed serial interfaces-including PCIe, Ethernet, Fibre Channel, and broadcast video-enabling consolidation of multiple timing sources into a single programmable device.
FAQ
What is the primary function of the SI5338Q-B04142-GMR?
The SI5338Q-B04142-GMR is an I²C-programmable quad-output clock generator using MultiSynth™ technology to synthesize any frequency from 0.16 MHz to 710 MHz on each output with 0 ppm precision. It serves as a replacement for up to four discrete crystal oscillators in applications like PCIe timing, FPGA clocking, and telecom line cards, and is validated for PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance.
Does the SI5338Q-B04142-GMR support PCIe Gen 4 timing requirements?
Yes, the SI5338Q-B04142-GMR meets PCIe Gen 4 Common Clock jitter specifications with 0.15–0.45 ps RMS (12 kHz–20 MHz) when configured per Skyworks' recommended settings: 100 MHz HCSL outputs, PLL bandwidth of 2–4 MHz, and CDR = 10 MHz. This is verified in Table 12 of the official datasheet and supported by the Skyworks PCIe Clock Jitter Tool.
How many independent output voltage supplies does the SI5338Q-B04142-GMR support?
The SI5338Q-B04142-GMR supports four independent output buffer supply voltages-VDDO0 through VDDO3-each configurable for 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This allows mixed-signal systems (e.g., interfacing LVDS FPGA I/O with HCSL SerDes) to drive different logic families from a single SI5338Q-B04142-GMR without level-shifting components.
Can the SI5338Q-B04142-GMR generate two frequencies above 350 MHz simultaneously?
Yes, the SI5338Q-B04142-GMR can generate two unique frequencies above 350 MHz simultaneously-specifically Fvco/4 and Fvco/6-as stated in Note 6 of Table 6. This capability enables dual high-speed SerDes lanes (e.g., 473.33 MHz and 367 MHz) from one device, but more than two >350 MHz outputs are not supported per the Si5338 architecture.
What software tools are available to configure the SI5338Q-B04142-GMR?
Skyworks provides ClockBuilder Pro-a free, GUI-based configuration tool-for the SI5338Q-B04142-GMR. It enables full I²C register setup, jitter simulation, spread-spectrum parameterization, and export of configuration files for production programming. The tool also supports real-time validation against PCIe, Ethernet, and broadcast video timing standards.
SI5338Q-B04142-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338Q-B04142-GMR FAQ
1.How can I place an order for SI5338Q-B04142-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338Q-B04142-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338Q-B04142-GMR reliable?
The price and inventory of SI5338Q-B04142-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338Q-B04142-GMR is usually 5 days.
3.What payment methods are accepted for SI5338Q-B04142-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338Q-B04142-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338Q-B04142-GMR?
SI5338Q-B04142-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338Q-B04142-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338Q-B04142-GMR?
For technical support, including SI5338Q-B04142-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338Q-B04142-GMR requirements.
6.How does Aetrix verify that SI5338Q-B04142-GMR is sourced from the original manufacturer or authorized distributors?
All SI5338Q-B04142-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338Q-B04142-GMR meets industry standards.
7.What is the process for return or replacement of SI5338Q-B04142-GMR?
All SI5338Q-B04142-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338Q-B04142-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338Q-B04142-GMR part is unused and in its original packaging.
Return procedure for SI5338Q-B04142-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338Q-B04142-GMR Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

