Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338Q-B04152-GMR

Name: SI5338Q-B04152-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5338Q-B04152-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338Q-B04152-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338Q-B04152-GMR.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,814

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338Q-B04152-GMR from Skyworks Solutions is an I²C-programmable quad clock generator IC with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C in a 4 × 4 mm 24-QFN package. It replaces up to four crystal oscillators in high-speed serial interface timing applications.

For engineers reviewing the SI5338Q-B04152-GMR datasheet, SI5338Q-B04152-GMR pinout, SI5338Q-B04152-GMR application, or SI5338Q-B04152-GMR equivalent, key selection criteria include its MultiSynth™-based any-frequency synthesis (0.16–710 MHz per output), independent output voltage support (1.5/1.8/2.5/3.3 V), spread-spectrum capability (0.5–5.0% down-spread), and I²C/SMBus programmability with ClockBuilder Pro software integration.

Technical Context

The SI5338Q-B04152-GMR implements a two-stage PLL architecture: a high-stability input stage with selectable reference sources (crystal, CMOS, SSTL/HSTL, or differential inputs), followed by four independent MultiSynth™ fractional-N synthesis paths driving configurable output buffers. Each output supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats with per-driver supply voltage control.

It features real-time frequency and phase adjustment via dedicated pins (FINC/FDEC, PINC/PDEC) enabling glitchless 1 ppm frequency steps and <20 ps phase steps, plus loss-of-lock and loss-of-signal alarms. External feedback mode supports zero-delay operation for synchronous systems requiring deterministic latency.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 3 SRNS & Gen 4 common clock jitter requirements
Output Frequency Range	0.16–710 MHz per channel; supports integer/fractional synthesis with 1 ppb resolution
Input Reference Support	Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz)
Output Format Flexibility	LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL; up to four differential or eight single-ended outputs
Supply Voltages	Core: 1.8/2.5/3.3 V ±10%; Output buffers: independently configurable 1.5/1.8/2.5/3.3 V
Package	24-pin QFN, 4 × 4 mm, 0.5 mm pitch; RoHS-compliant, halogen-free
Operating Temperature	–40 to +85 °C ambient; qualified for industrial and telecom line card environments

Pinout & Package

SI5338Q-B04152-GMR is housed in a 24-lead QFN package (4 × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments are fixed per the Si5338 family and validated for this variant.

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2	Differential reference input pair	Accepts 5–710 MHz AC-coupled differential clocks; internal 100 Ω termination enabled
IN3, IN4	Single-ended reference inputs	Support CMOS/SSTL/HSTL signals (5–350 MHz); each configurable as active input or GPIO
CLK0A, CLK0B – CLK3A, CLK3B	Differential output pairs	Four independent LVPECL/LVDS/HCSL/CML outputs; each with programmable format, swing, and common-mode voltage
VDDO0–VDDO3	Output buffer supply rails	Independent 1.5/1.8/2.5/3.3 V supplies per output bank; enables mixed-voltage system interfacing
SCL, SDA	I²C/SMBus interface	Standard 100/400 kHz operation; supports ClockBuilder Pro configuration and runtime reprogramming
INTR	Interrupt output	Open-drain status indicator for loss-of-lock, loss-of-signal, or configuration error events

Key Features

Feature	Design Value
MultiSynth™ synthesis engine	Enables true zero-ppm frequency accuracy on all four outputs with independent fractional-N dividers
Glitchless frequency tuning	Hardware-controlled FINC/FDEC pins allow real-time 1 ppm step adjustments without output interruption
Programmable phase offset	±45 ns initial phase shift per output with <20 ps step resolution for skew compensation in parallel buses
Spread-spectrum clocking	Configurable down-spread (0.5–5.0%) and modulation rate (33–63 kHz) per output to reduce EMI
PCIe Gen 3 SRNS compliance	Validated 0.11–0.32 ps RMS jitter in Separate Reference No Spread mode per PCI-SIG specification

Applications

PCIe Gen 4 Switch Timing	Ethernet Switch/Routing
Use Scenario: High-density 1U switch chassis with multiple PCIe Gen 4 x16 slots requiring synchronized, low-jitter reference clocks. IC Role / Device Role / Timing Role: Primary clock generator providing four independent 100 MHz HCSL clocks to PCIe root complexes and endpoints. Use Value: Meets PCIe Gen 4 common clock jitter limit (≤0.45 ps RMS) while eliminating four discrete oscillators and reducing board area by >60%.	Use Scenario: 10 GbE/25 GbE line cards in carrier-grade routers needing multi-rate clocking for SerDes lanes and MAC logic. IC Role / Device Role / Timing Role: Any-frequency synthesizer generating 156.25 MHz (10GbE), 312.5 MHz (25GbE), and 125 MHz (management bus) simultaneously. Use Value: Eliminates external frequency translators and reduces BOM count; supports dynamic rate switching via I²C.
Broadcast Video Timing	FPGA Processor Clocking
Use Scenario: SMPTE ST 2082-1 (12G-SDI) video processing platform requiring precise 74.25 MHz and 148.5 MHz pixel clocks with sub-20 ps skew. IC Role / Device Role / Timing Role: Quad-output generator delivering phase-aligned LVDS clocks to ADC/DAC and FPGA fabric with programmable skew. Use Value: Achieves <100 ps output-to-output skew and 0.7 ps RMS jitter-critical for multi-lane video sampling integrity.	Use Scenario: Xilinx Versal or Intel Agilex FPGA-based AI inference accelerator requiring core, memory, and interface clocks at 500 MHz, 300 MHz, and 200 MHz. IC Role / Device Role / Timing Role: Configurable clock source supplying LVDS and HCSL outputs with independent voltage rails for I/O banks. Use Value: Enables single-chip clock tree with per-output format/voltage matching, simplifying power domain partitioning and layout.

PCIe Gen 4 Switch Timing

Ethernet Switch/Routing

Use Scenario: High-density 1U switch chassis with multiple PCIe Gen 4 x16 slots requiring synchronized, low-jitter reference clocks.

IC Role / Device Role / Timing Role: Primary clock generator providing four independent 100 MHz HCSL clocks to PCIe root complexes and endpoints.

Use Value: Meets PCIe Gen 4 common clock jitter limit (≤0.45 ps RMS) while eliminating four discrete oscillators and reducing board area by >60%.

Use Scenario: 10 GbE/25 GbE line cards in carrier-grade routers needing multi-rate clocking for SerDes lanes and MAC logic.

IC Role / Device Role / Timing Role: Any-frequency synthesizer generating 156.25 MHz (10GbE), 312.5 MHz (25GbE), and 125 MHz (management bus) simultaneously.

Use Value: Eliminates external frequency translators and reduces BOM count; supports dynamic rate switching via I²C.

Broadcast Video Timing

FPGA Processor Clocking

Use Scenario: SMPTE ST 2082-1 (12G-SDI) video processing platform requiring precise 74.25 MHz and 148.5 MHz pixel clocks with sub-20 ps skew.

IC Role / Device Role / Timing Role: Quad-output generator delivering phase-aligned LVDS clocks to ADC/DAC and FPGA fabric with programmable skew.

Use Value: Achieves <100 ps output-to-output skew and 0.7 ps RMS jitter-critical for multi-lane video sampling integrity.

Use Scenario: Xilinx Versal or Intel Agilex FPGA-based AI inference accelerator requiring core, memory, and interface clocks at 500 MHz, 300 MHz, and 200 MHz.

IC Role / Device Role / Timing Role: Configurable clock source supplying LVDS and HCSL outputs with independent voltage rails for I/O banks.

Use Value: Enables single-chip clock tree with per-output format/voltage matching, simplifying power domain partitioning and layout.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D08191-GM	Higher integration: includes integrated crystal, lower jitter (0.35 ps RMS), but fixed 4-output LVDS-only; no HCSL/CMOS support	Best suited for space-constrained designs where crystal integration and ultra-low jitter outweigh format flexibility	Select when board area and jitter are critical, and all loads accept LVDS; not suitable for mixed-signal interfaces requiring CMOS or HCSL.
ICS853S02AMT	Non-programmable, fixed-frequency quad LVDS buffer; no synthesis capability; 1.2 ps RMS jitter; 3.3 V only	Applicable only in legacy designs with static clock trees and no need for frequency agility or voltage scaling	Choose only for cost-sensitive, low-complexity applications with unchanging clock requirements and no I²C control needed.

Compared with Si5332A-D08191-GM and ICS853S02AMT, SI5338Q-B04152-GMR uniquely balances field-programmability, multi-format output flexibility, and PCIe Gen 4 compliance-making it optimal for next-generation adaptive timing architectures where frequency, voltage, and format must be tuned post-deployment.

Availability

SI5338Q-B04152-GMR is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet routing, broadcast video synchronization, and FPGA processor clocking requiring stable component supply, long-term lifecycle support, and traceable sourcing.

Supply support for SI5338Q-B04152-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.

The Si5338 product line delivers programmable, low-jitter clock generation for high-speed serial interfaces-including PCIe, Ethernet, Fibre Channel, and broadcast video-enabling flexible, compact timing architectures in space-constrained systems.

FAQ

What is the maximum output frequency supported by SI5338Q-B04152-GMR?

The SI5338Q-B04152-GMR supports up to 710 MHz on LVPECL/LVDS/CML outputs, 350 MHz on SSTL/HSTL, 250 MHz on HCSL, and 200 MHz on CMOS outputs. Frequencies above 350 MHz are limited to two unique values simultaneously (Fvco/4 and Fvco/6) due to VCO constraints. All values are confirmed in Table 6 of the official Skyworks datasheet Rev. 1.6.

Does SI5338Q-B04152-GMR support PCIe Gen 4 Common Clock compliance?

Yes, SI5338Q-B04152-GMR is validated for PCIe Gen 4 Common Clock compliance with ≤0.45 ps RMS jitter (10 kHz–50 MHz) when configured per Skyworks AN562 guidelines using HCSL outputs and appropriate PLL bandwidth settings. This is explicitly stated in Table 12 and the Features section of the datasheet.

Can SI5338Q-B04152-GMR generate different output voltages on each channel?

Yes, SI5338Q-B04152-GMR provides independent VDDO0–VDDO3 supply pins, allowing each output bank to operate at 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This enables direct interfacing with mixed-voltage ASICs, FPGAs, and SerDes without level-shifting components-confirmed in the "Highly-configurable output drivers" feature and Table 3 DC characteristics.

Is an external crystal required for SI5338Q-B04152-GMR operation?

No-SI5338Q-B04152-GMR accepts multiple reference sources: external crystals (8–30 MHz), single-ended CMOS/SSTL/HSTL inputs (5–350 MHz), or differential inputs (5–710 MHz). Crystal use is optional and depends on system noise, stability, and cost requirements; the device functions identically with any supported reference.

How is SI5338Q-B04152-GMR programmed in-system?

SI5338Q-B04152-GMR is programmed via its I²C/SMBus-compatible interface (SCL/SDA pins) using Skyworks' ClockBuilder Pro software, which generates register configuration files and supports runtime updates. Pin-strapped default configurations are stored in one-time-programmable (OTP) NVM, enabling boot-up without host intervention.

SI5338Q-B04152-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338Q-B04152-GMR FAQ

1.How can I place an order for SI5338Q-B04152-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338Q-B04152-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338Q-B04152-GMR reliable?

The price and inventory of SI5338Q-B04152-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338Q-B04152-GMR is usually 5 days.

3.What payment methods are accepted for SI5338Q-B04152-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338Q-B04152-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338Q-B04152-GMR?

SI5338Q-B04152-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338Q-B04152-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338Q-B04152-GMR?

For technical support, including SI5338Q-B04152-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338Q-B04152-GMR requirements.

6.How does Aetrix verify that SI5338Q-B04152-GMR is sourced from the original manufacturer or authorized distributors?

All SI5338Q-B04152-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338Q-B04152-GMR meets industry standards.

7.What is the process for return or replacement of SI5338Q-B04152-GMR?

All SI5338Q-B04152-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338Q-B04152-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338Q-B04152-GMR part is unused and in its original packaging.

Return procedure for SI5338Q-B04152-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…