Skyworks Solutions Inc. SI5338Q-B04172-GM
- Part No.:
- SI5338Q-B04172-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338Q-B04172-GM.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:2,822
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338Q-B04172-GM from Skyworks Solutions is a quad-output, I²C-programmable clock generator implementing MultiSynth™ frequency synthesis. It delivers four independent, any-frequency outputs (0.16–710 MHz) with 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and support for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL signal formats across 1.5–3.3 V output supplies. It replaces up to four crystal oscillators in high-speed serial interface timing applications.
For engineers reviewing the SI5338Q-B04172-GM datasheet, SI5338Q-B04172-GM pinout, SI5338Q-B04172-GM application, or SI5338Q-B04172-GM equivalent, key selection considerations include differential input frequency range (5–710 MHz), per-output voltage configurability, independent phase/frequency increment/decrement control (<20 ps / 1 ppm steps), spread-spectrum capability (0.5–5.0% at 33–63 kHz), and 24-QFN package compatibility with PCIe, Ethernet, and FPGA clocking layouts.
Technical Context
The SI5338Q-B04172-GM integrates a two-stage PLL architecture: a reference-stage PLL locks to an external crystal (8–30 MHz) or clock input (5–710 MHz), followed by four independent MultiSynth™ fractional-N synthesis blocks - each driving one of four configurable output drivers. Each MultiSynth supports integer or fractional mode operation with <1 ppb frequency resolution and programmable initial phase offset (±45 ns).
Output stage flexibility includes per-driver supply voltage selection (1.5/1.8/2.5/3.3 V), format selection (LVPECL, LVDS, HCSL, CMOS, SSTL, HSTL), and independent enable/disable, spread-spectrum, and phase/frequency adjustment controls. Loss-of-lock and loss-of-signal monitoring are implemented via dedicated status registers and the INTR pin.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 3 SRNS and GbE jitter requirements |
| Output Frequency Range | 0.16–710 MHz per channel; supports simultaneous dual >350 MHz outputs (Fvco/4 & Fvco/6) |
| Input Reference Support | Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz) |
| Output Formats | LVPECL, LVDS, HCSL, CMOS, SSTL, HSTL - each independently selectable per driver |
| Supply Voltages | Core: 1.8/2.5/3.3 V; Output buffers: 1.5/1.8/2.5/3.3 V - enabling mixed-voltage system interfacing |
| Package | 24-pin QFN, 4 × 4 mm, 0.5 mm pitch - compatible with high-density PCB routing and thermal management |
| Temperature Range | –40 °C to +85 °C - qualified for industrial and telecom line card environments |
Pinout & Package
SI5338Q-B04172-GM is housed in a 24-lead, 4 × 4 mm QFN package with exposed thermal pad. Pin assignments follow Skyworks' standard Si5338 pinout: inputs (IN1–IN6), outputs (CLK0A/B through CLK3A/B), power (VDD, VDDO0–VDDO3), control (SCL, SDA, INTR), and ground (GND, RSVD_GND).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1/IN2, IN5/IN6 | Differential clock inputs | Accept AC-coupled 5–710 MHz differential references; require external 100 Ω termination |
| IN3/IN4 | Single-ended clock inputs | Support DC-coupled CMOS/SSTL/HSTL inputs (5–350 MHz); slew rate >1 V/ns recommended |
| CLK0A/CLK0B – CLK3A/CLK3B | Differential clock outputs | Four independent pairs; each configurable for LVPECL/LVDS/HCSL/CML with per-driver VDDO |
| VDDO0–VDDO3 | Output buffer supplies | Independent 1.5–3.3 V supplies per output pair - enables mixed-signal voltage domain interfacing |
| SCL/SDA | I²C interface | SMBus-compatible 1.8/2.5/3.3 V bidirectional bus for configuration and status readback |
| INTR | Interrupt output | Open-drain status indicator for loss-of-lock, loss-of-signal, or register-access events |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis | Enables true zero-ppm frequency accuracy on all four outputs with sub-ppb resolution |
| Independent phase adjustment | Per-output phase offset programmable in <20 ps steps over ±45 ns range for skew compensation |
| Glitchless frequency tuning | Real-time 1 ppm step frequency increment/decrement without output interruption |
| Configurable spread spectrum | On any output: 0.5–5.0% down-spread at 33–63 kHz - reduces EMI in noise-sensitive systems |
| External feedback mode | Supports zero-delay operation for clock forwarding applications with precise input-to-output alignment |
Applications
| PCIe Gen 3/4 Timing | Ethernet Switch Clocking |
|---|---|
Use Scenario: Providing synchronized reference clocks to multiple PCIe root complexes and endpoints in server backplanes or accelerators. IC Role / Device Role / Timing Role: Quad-output common clock source meeting PCIe Gen 3 SRNS and Gen 4 jitter specs (≤0.32 ps RMS) with independent output enable/disable. Use Value: Eliminates need for four discrete oscillators while maintaining sub-0.5 ps RMS jitter margin under varying load conditions. | Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10 GbE PHYs, MACs, and packet processors in enterprise switches. IC Role / Device Role / Timing Role: Programmable multi-frequency clock synthesizer with LVDS/HCSL outputs and per-channel voltage control (1.8 V/2.5 V). Use Value: Enables single-device support for mixed-speed Ethernet interfaces without external level translation or layout redesign. |
| FPGA & Processor Clocking | Broadcast Video Timing |
Use Scenario: Delivering core, I/O, transceiver, and DDR clock domains to Xilinx Versal or Intel Agilex FPGAs in broadcast infrastructure. IC Role / Device Role / Timing Role: Configurable quad-clock generator with independent CMOS, LVDS, and HCSL outputs and programmable phase offsets. Use Value: Reduces BOM count and simplifies timing closure by aligning FPGA clock domains with <20 ps inter-output skew. | Use Scenario: Synchronizing SDI, HDMI, and audio sample clocks (27 MHz, 74.25 MHz, 148.5 MHz) in professional video encoders and routers. IC Role / Device Role / Timing Role: Low-jitter any-frequency synthesizer supporting SMPTE ST 2082–1 and ST 2081–1 jitter requirements. Use Value: Achieves ≤1 ps RMS period jitter at 148.5 MHz - compliant with broadcast-grade timing stability mandates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-output clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D06199-GM | Higher integration: integrated crystal, lower jitter (0.35 ps RMS), supports up to 10 outputs | Targeted at ultra-low-jitter, space-constrained designs where crystal omission is critical | Prefer when board area is constrained and jitter budget is <0.4 ps RMS; requires revalidation of I²C configuration flow |
| ICS853S02IAGLF | Fixed-frequency, non-programmable; 2-output LVDS; no I²C interface; 1.2 ps RMS jitter | Used in cost-sensitive, low-complexity clock fanout applications with static frequency needs | Choose only if frequency set is fixed and programmability is unnecessary; lacks per-output voltage/format control |
Compared with Si5332A-D06199-GM, SI5338Q-B04172-GM offers broader input flexibility (crystal or external clock) and simpler configuration for moderate-jitter applications; versus ICS853S02IAGLF, it provides full programmability and four independent outputs at higher design complexity cost.
Availability
SI5338Q-B04172-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 timing, 10 GbE switch clocking, and FPGA-based broadcast video systems requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for SI5338Q-B04172-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.
The Si5338 product line was designed to replace multiple fixed-frequency oscillators with a single, software-configurable, low-jitter clock generator for high-speed serial interface timing in datacenter, telecom, and broadcast equipment.
FAQ
What is the maximum differential input frequency supported by the SI5338Q-B04172-GM?
The SI5338Q-B04172-GM supports differential input frequencies up to 710 MHz on pins IN1/IN2 and IN5/IN6. This capability enables direct use with high-speed SerDes reference clocks and eliminates need for external frequency dividers in applications such as 100G Ethernet and PCIe Gen 4. The device maintains <0.7 ps RMS jitter performance even at these frequencies when using low-noise differential sources.
Does the SI5338Q-B04172-GM support PCIe Gen 4 Common Clock compliance?
Yes, the SI5338Q-B04172-GM meets PCIe Gen 4 Common Clock jitter specifications with ≤0.45 ps RMS (12 kHz–20 MHz) when configured per Skyworks AN562 guidelines. Its MultiSynth™ architecture, optimized loop bandwidth (2–5 MHz), and low-noise VCO deliver the required jitter margin for Gen 4 root complex and endpoint timing. SI5338Q-B04172-GM validation reports are available upon request from Aetrix Electronics.
Can the SI5338Q-B04172-GM generate four different output frequencies simultaneously?
Yes, the SI5338Q-B04172-GM synthesizes four independent output frequencies simultaneously - each configurable from 0.16 MHz to 710 MHz with zero-ppm accuracy. Outputs may differ in format (e.g., CLK0A/B = LVDS, CLK1A/B = HCSL, CLK2A/B = CMOS, CLK3A/B = SSTL) and supply voltage (1.5/1.8/2.5/3.3 V). This capability is enabled by four dedicated MultiSynth™ blocks within the SI5338Q-B04172-GM die.
What programming interface does the SI5338Q-B04172-GM use, and is external hardware required?
The SI5338Q-B04172-GM uses an I²C/SMBus-compatible serial interface (SCL/SDA pins) for configuration. No external programmer is required: ClockBuilder Pro software from Skyworks - downloadable free at skyworksinc.com - generates register maps and .hex files that can be loaded via standard microcontroller I²C firmware or evaluation board GUI. SI5338Q-B04172-GM supports both pin-controlled and I²C-based frequency/phase updates.
Is the SI5338Q-B04172-GM pin-compatible with other Si5338 variants?
Yes, all Si5338 variants - including SI5338Q-B04172-GM - share identical 24-QFN pinouts and footprint. Differences between variants (e.g., Si5338A, Si5338B, Si5338Q) relate solely to factory-programmed NVM contents and default configurations; electrical pin behavior, timing, and register mapping remain consistent across the family. This allows drop-in replacement during design iteration or qualification.
SI5338Q-B04172-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338Q-B04172-GM FAQ
1.How can I place an order for SI5338Q-B04172-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338Q-B04172-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338Q-B04172-GM reliable?
The price and inventory of SI5338Q-B04172-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338Q-B04172-GM is usually 5 days.
3.What payment methods are accepted for SI5338Q-B04172-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338Q-B04172-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338Q-B04172-GM?
SI5338Q-B04172-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338Q-B04172-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338Q-B04172-GM?
For technical support, including SI5338Q-B04172-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338Q-B04172-GM requirements.
6.How does Aetrix verify that SI5338Q-B04172-GM is sourced from the original manufacturer or authorized distributors?
All SI5338Q-B04172-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338Q-B04172-GM meets industry standards.
7.What is the process for return or replacement of SI5338Q-B04172-GM?
All SI5338Q-B04172-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338Q-B04172-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338Q-B04172-GM part is unused and in its original packaging.
Return procedure for SI5338Q-B04172-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338Q-B04172-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

