Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338Q-B04258-GM

Name: SI5338Q-B04258-GM
Brand: Skyworks Solutions Inc.
SKU: SI5338Q-B04258-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338Q-B04258-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338Q-B04258-GM.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,881

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338Q-B04258-GM from Skyworks Solutions is a quad-output, I²C-programmable clock generator implementing MultiSynth™ frequency synthesis with 0 ppm precision per output, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and support for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL outputs up to 710 MHz. It replaces up to four crystal oscillators in high-speed serial interface timing applications.

For engineers reviewing the SI5338Q-B04258-GM datasheet, SI5338Q-B04258-GM pinout, SI5338Q-B04258-GM application, or SI5338Q-B04258-GM equivalent, key selection criteria include differential output jitter performance (0.11–0.45 ps RMS for PCIe Gen 3/4), independent per-output voltage configuration (1.5–3.3 V), flexible input reference support (8–710 MHz), and I²C-based field reprogramming capability.

Technical Context

The SI5338Q-B04258-GM integrates a dual-stage PLL architecture: a high-stability reference stage followed by four independent MultiSynth™ fractional-N synthesis paths, each feeding a configurable output driver. Its synthesis resolution is 1 ppb, enabling exact integer- and fractional-frequency generation without external dividers.

It supports both free-running clock generation and synchronous frequency translation modes, with external feedback enabling zero-delay operation. Loss-of-lock and loss-of-signal monitoring, programmable phase/frequency increment/decrement (20 ps / 1 ppm steps), and spread-spectrum modulation (0.5–5.0% at 33–63 kHz) are implemented in hardware with register-level control via I²C.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps typ (12 kHz–20 MHz); meets PCIe Gen 3 SRNS & Gen 4 common clock jitter requirements
Output Count & Type	Four differential clock outputs (CLK0A/B–CLK3A/B); supports LVPECL, LVDS, HCSL, CML, SSTL, HSTL, CMOS
Frequency Range	0.16–710 MHz per output; two outputs may exceed 350 MHz simultaneously (Fvco/4 & Fvco/6)
Input Reference Support	Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz)
Supply Voltages	Core: 1.8/2.5/3.3 V ±10%; Output buffers: independently configurable 1.5/1.8/2.5/3.3 V
Package	24-pin QFN, 4 × 4 mm, 0.5 mm pitch, exposed thermal pad
Operating Temp	–40 °C to +85 °C; qualified for industrial embedded and telecom line card environments

Pinout & Package

The SI5338Q-B04258-GM is housed in a 24-pin, 4 × 4 mm QFN package with an exposed thermal pad. Pin assignments follow the standard Si5338 top-view layout: pins 1–24 include six input clocks (IN1–IN6), four differential output pairs (CLK0A/B–CLK3A/B), four VDDO supplies (VDDO0–VDDO3), core supply (VDD), I²C interface (SCL/SDA), interrupt (INTR), and reserved ground (RSVD_GND).

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2	Differential reference input pair	Accepts 5–710 MHz AC-coupled differential clock; requires external 100 Ω termination
CLK0A, CLK0B	Differential output pair 0	Configurable format (LVPECL/LVDS/HCSL/etc.), voltage (1.5–3.3 V), and frequency (0.16–710 MHz)
VDDO0	Output buffer supply for CLK0A/B	Independent voltage rail enables mixed-signal level translation on same device
SCL, SDA	I²C serial interface	SMBus-compatible 2-wire bus for configuration, status readback, and runtime frequency adjustment
INTR	Interrupt output	Open-drain signal indicating loss-of-lock, loss-of-signal, or other fault conditions

Key Features

Feature	Design Value
MultiSynth™ synthesis per output	Enables independent, any-frequency generation (0.16–710 MHz) with true zero ppm accuracy and 1 ppb resolution
PCIe Gen 3 SRNS & Gen 4 compliance	Validated 0.11–0.45 ps RMS jitter ensures interoperability with Intel/AMD PCIe root complexes and endpoints
Per-output voltage configuration	Four independent VDDO rails (1.5/1.8/2.5/3.3 V) allow direct interfacing with mixed-voltage FPGA I/O banks and ASIC clock inputs
Glitchless frequency tuning	Hardware-supported 1 ppm step size and <20 ps phase step enable real-time clock rate adaptation without output interruption
Spread-spectrum modulation	Programmable 0.5–5.0% down-spread at 33–63 kHz reduces EMI in dense PCB layouts without affecting timing margin

Applications

PCIe Gen 4 Switch Timing	Ethernet Switch Clocking
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ICs in a data center fabric module. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four low-jitter, phase-aligned PCIe-compliant clocks with independent voltage control per port. Use Value: Eliminates need for four discrete oscillators; maintains <0.45 ps RMS jitter across all outputs to meet PCIe Gen 4 common clock spec under varying load conditions.	Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1G/10G/25G Ethernet PHYs and MACs on a carrier-grade switch line card. IC Role / Device Role / Timing Role: Any-frequency synthesizer producing exact IEEE 802.3-compliant frequencies with independent output formats (LVDS for PHYs, CMOS for controllers). Use Value: Replaces multiple fixed-frequency crystals; achieves sub-ppm frequency accuracy and <1 ps RMS jitter required for PAM4 SerDes lock stability.
FPGA-Based Video Processing	Telecom Line Card Synchronization
Use Scenario: Supplying pixel clock (148.5 MHz), reference clock (156.25 MHz), and DDR memory clock (400 MHz) to a broadcast video processing FPGA. IC Role / Device Role / Timing Role: Configurable quad clock source supporting mixed output formats (HCSL for pixel clock, LVDS for reference, CMOS for memory interface) and voltages (1.8 V/2.5 V/3.3 V). Use Value: Single-chip solution eliminates inter-clock skew; programmable phase offset aligns pixel and reference edges within ±20 ps for clean video sampling.	Use Scenario: Distributing synchronized 2.048 MHz, 19.44 MHz, and 155.52 MHz clocks across SONET/SDH and OTN line cards requiring ITU-T G.8262 compliance. IC Role / Device Role / Timing Role: High-stability clock generator with crystal input (19.44 MHz) and deterministic jitter performance (<0.7 ps RMS) for synchronous network element timing. Use Value: Meets OC-12 random jitter requirement (0.7 ps RMS) while enabling field reconfiguration for multi-standard line cards without hardware change.

PCIe Gen 4 Switch Timing

Ethernet Switch Clocking

Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ICs in a data center fabric module.

IC Role / Device Role / Timing Role: Quad-output clock generator delivering four low-jitter, phase-aligned PCIe-compliant clocks with independent voltage control per port.

Use Value: Eliminates need for four discrete oscillators; maintains <0.45 ps RMS jitter across all outputs to meet PCIe Gen 4 common clock spec under varying load conditions.

Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1G/10G/25G Ethernet PHYs and MACs on a carrier-grade switch line card.

IC Role / Device Role / Timing Role: Any-frequency synthesizer producing exact IEEE 802.3-compliant frequencies with independent output formats (LVDS for PHYs, CMOS for controllers).

Use Value: Replaces multiple fixed-frequency crystals; achieves sub-ppm frequency accuracy and <1 ps RMS jitter required for PAM4 SerDes lock stability.

FPGA-Based Video Processing

Telecom Line Card Synchronization

Use Scenario: Supplying pixel clock (148.5 MHz), reference clock (156.25 MHz), and DDR memory clock (400 MHz) to a broadcast video processing FPGA.

IC Role / Device Role / Timing Role: Configurable quad clock source supporting mixed output formats (HCSL for pixel clock, LVDS for reference, CMOS for memory interface) and voltages (1.8 V/2.5 V/3.3 V).

Use Value: Single-chip solution eliminates inter-clock skew; programmable phase offset aligns pixel and reference edges within ±20 ps for clean video sampling.

Use Scenario: Distributing synchronized 2.048 MHz, 19.44 MHz, and 155.52 MHz clocks across SONET/SDH and OTN line cards requiring ITU-T G.8262 compliance.

IC Role / Device Role / Timing Role: High-stability clock generator with crystal input (19.44 MHz) and deterministic jitter performance (<0.7 ps RMS) for synchronous network element timing.

Use Value: Meets OC-12 random jitter requirement (0.7 ps RMS) while enabling field reconfiguration for multi-standard line cards without hardware change.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad-output programmable clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5338A-B04258-GM	Same silicon die and pinout; differs only in factory-programmed NVM configuration (default output frequencies and I²C address)	Pre-configured for specific OEM reference designs; requires no initial programming but lacks field flexibility of Q-variant	Select when boot-time clock availability is critical and output frequencies are fixed across production runs.
LMK04832RHAR	Two PLLs with eight outputs; higher power (120 mA typ), larger 48-QFN package; supports JESD204B deterministic latency	Targeted at RF/data converter timing with ultra-low deterministic jitter (<50 ps), not optimized for PCIe Gen 4 common clock compliance	Select when deterministic latency control and >8 outputs are required; avoid if board space or PCIe jitter budget is constrained.

Compared with Si5338A-B04258-GM, the SI5338Q-B04258-GM offers full field programmability via I²C and uncommitted NVM, whereas the LMK04832RHAR provides greater output count and JESD204B support at the cost of higher power and larger footprint-making SI5338Q-B04258-GM optimal for PCIe/ethernet timing where jitter, size, and reprogrammability are prioritized.

Availability

SI5338Q-B04258-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet switch clocking, and FPGA-based video processing requiring stable component supply, long-term lifecycle support, and traceable sourcing.

Supply support for SI5338Q-B04258-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.

The Si5338 product line was designed to replace multiple fixed-frequency oscillators with a single, software-configurable clock generator for high-speed serial interfaces-including PCIe, Ethernet, Fibre Channel, and telecom synchronization-while maintaining sub-picosecond jitter performance.

FAQ

What is the default I²C address of the SI5338Q-B04258-GM?

The SI5338Q-B04258-GM has a factory-default I²C slave address of 0x70 (7-bit). This address can be permanently reprogrammed via the device's one-time-programmable (OTP) memory using ClockBuilder Pro software, allowing multiple SI5338Q-B04258-GM devices to coexist on the same I²C bus without conflict. The address is stored in nonvolatile memory and persists across power cycles.

Does the SI5338Q-B04258-GM support PCIe Gen 4 Separate Reference No Spread (SRNS) mode?

Yes, the SI5338Q-B04258-GM supports PCIe Gen 4 SRNS mode with 0.15–0.45 ps RMS jitter (typ/max) when configured with a PLL bandwidth of 2–5 MHz and CDR set to 10 MHz. This compliance is verified per PCI-SIG Base Specification 4.0 rev. 0.5 and confirmed in Skyworks' official jitter characterization reports for the Si5338 family.

Can the SI5338Q-B04258-GM generate three different frequencies above 350 MHz simultaneously?

No. The SI5338Q-B04258-GM can output only two unique frequencies above 350 MHz at once-specifically Fvco/4 and Fvco/6-as stated in Table 6 Note 6 of the datasheet. Attempting to configure a third output above 350 MHz will result in invalid synthesis or failure to lock; lower-frequency outputs (≤350 MHz) remain fully independent and unrestricted.

How is spread-spectrum modulation configured on the SI5338Q-B04258-GM?

Spread-spectrum modulation on the SI5338Q-B04258-GM is configured per-output via I²C registers controlling spread percentage (0.5–5.0%), modulation rate (33–63 kHz), and direction (down-spread only). Default settings are 0.5% down-spread at ~31.5 kHz. Configuration requires ClockBuilder Pro or direct register writes; no external components are needed.

What is the maximum allowable input slew rate for single-ended clock signals on IN3/IN4 of the SI5338Q-B04258-GM?

The SI5338Q-B04258-GM requires a minimum mid-point slew rate of >1.0 V/ns on single-ended inputs IN3/IN4 for optimal jitter performance, as specified in Table 6 Note 4. Input rise/fall times must be ≤4 ns (10–90%) or ≤2.3 ns (20–80%) to meet this requirement. Slower slew rates increase deterministic jitter and may degrade PCIe or Ethernet timing margins.

SI5338Q-B04258-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338Q-B04258-GM FAQ

1.How can I place an order for SI5338Q-B04258-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338Q-B04258-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338Q-B04258-GM reliable?

The price and inventory of SI5338Q-B04258-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338Q-B04258-GM is usually 5 days.

3.What payment methods are accepted for SI5338Q-B04258-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338Q-B04258-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338Q-B04258-GM?

SI5338Q-B04258-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338Q-B04258-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338Q-B04258-GM?

For technical support, including SI5338Q-B04258-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338Q-B04258-GM requirements.

6.How does Aetrix verify that SI5338Q-B04258-GM is sourced from the original manufacturer or authorized distributors?

All SI5338Q-B04258-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338Q-B04258-GM meets industry standards.

7.What is the process for return or replacement of SI5338Q-B04258-GM?

All SI5338Q-B04258-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338Q-B04258-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338Q-B04258-GM part is unused and in its original packaging.

Return procedure for SI5338Q-B04258-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…