Skyworks Solutions Inc. SI5338Q-B04258-GMR
- Part No.:
- SI5338Q-B04258-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338Q-B04258-GMR.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:4,523
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338Q-B04258-GMR from Skyworks Solutions is an I²C-programmable quad clock generator with four independent differential output drivers, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and support for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL output formats across 0.16–710 MHz. It replaces up to four crystal oscillators in high-speed serial interface timing applications.
For engineers reviewing the SI5338Q-B04258-GMR datasheet, SI5338Q-B04258-GMR pinout, SI5338Q-B04258-GMR application, or SI5338Q-B04258-GMR equivalent, key selection criteria include its MultiSynth™ fractional-N synthesis architecture, independent per-output voltage (1.5/1.8/2.5/3.3 V), ±20 ps phase step resolution, and 4×4 mm 24-QFN package with I²C/SMBus configuration.
Technical Context
The SI5338Q-B04258-GMR implements a two-stage PLL architecture: a high-stability integer-N Phase-Locked Loop (PLL) for reference conditioning followed by four independent MultiSynth™ fractional-N synthesis blocks-one per output-enabling true zero-ppm frequency accuracy and glitchless frequency increment/decrement in 1 ppm steps. Each output supports programmable initial phase offset (±45 ns) and fine phase adjustment (<20 ps steps).
It accepts six input references-including external crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), and differential (5–710 MHz)-and delivers configurable spread spectrum (0.5–5.0% spread, 33–63 kHz modulation rate) on any output. Loss-of-lock and loss-of-signal alarms provide real-time status monitoring via the INTR pin.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 3 SRNS and Gen 4 common clock jitter requirements |
| Output Frequency Range | 0.16–710 MHz per channel; supports LVPECL/LVDS up to 710 MHz, HCSL up to 250 MHz, CMOS up to 200 MHz |
| Input Reference Support | Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz) |
| Supply Voltages | Core: 1.8/2.5/3.3 V; Output buffers: independently configurable 1.5/1.8/2.5/3.3 V per driver |
| Package | 24-pin QFN, 4 × 4 mm, 0.5 mm pitch; RoHS-compliant, halogen-free, moisture sensitivity level 3 |
| Operating Temperature | –40 °C to +85 °C ambient; qualified per industrial temperature grade |
| I²C Interface | SMBus-compatible, 100 kHz / 400 kHz standard/fast mode; supports write-protection and register lock |
Pinout & Package
SI5338Q-B04258-GMR is housed in a 24-lead, 4 × 4 mm QFN package with exposed thermal pad. Pin assignments are fixed per the Si5338 family and validated for this variant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2, IN5, IN6 | Differential input pairs | Accept AC-coupled differential clocks up to 710 MHz; require external 100 Ω termination |
| IN3, IN4 | Single-ended input pins | Support CMOS/SSTL/HSTL inputs (5–350 MHz); VIH = 0.7×VDD, VIL = 0.3×VDD |
| CLK0A/CLK0B – CLK3A/CLK3B | Differential output pairs | Four independent output drivers; each configurable for LVPECL/LVDS/HCSL/CML with per-driver VDDO |
| VDDO0–VDDO3 | Output buffer supply rails | Independent 1.5/1.8/2.5/3.3 V supplies per output bank; enable mixed-voltage system interfacing |
| VDD | Core supply | Single 1.8/2.5/3.3 V core rail; PSRR optimized for low-noise clock generation |
| SCL, SDA | I²C serial interface | Standard bidirectional bus; supports multi-drop configuration with pull-up resistors |
| INTR | Interrupt output | Open-drain status indicator for loss-of-lock and loss-of-signal events |
| RSVD_GND | Reserved ground | Internal no-connect; must be tied to GND for mechanical stability and EMI control |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis | Four independent fractional-N synthesizers enabling simultaneous any-frequency outputs with 0 ppm error |
| PCIe compliance | Fully compliant with PCIe Gen 1/2/3/4 Common Clock and Gen 3 SRNS jitter specifications |
| Per-output voltage control | Each of four output banks powered by dedicated VDDO rail (1.5/1.8/2.5/3.3 V) for direct interface to mixed-voltage FPGAs and ASICs |
| Glitchless frequency tuning | Independent frequency increment/decrement via pin or I²C in 1 ppm steps without output interruption |
| Programmable spread spectrum | Configurable SSC on any output: 0.5–5.0% spread, 33–63 kHz modulation rate, selectable up/down/center spread |
| Low-power operation | 45 mA typical core current at 100 MHz on all outputs; <12 mA in buffer-only mode |
Applications
| PCIe Gen 4 Switch Timing | Ethernet Switch Clocking |
|---|---|
Use Scenario: High-density 32-lane PCIe Gen 4 switch fabric requiring synchronized, low-jitter reference clocks for SerDes lanes and management logic. IC Role / Device Role / Timing Role: Quad clock generator providing four independent 100 MHz HCSL clocks (two for root complex, two for endpoint interfaces) with matched skew and Gen 4-compliant jitter. Use Value: Eliminates four discrete oscillators; enables single-point jitter optimization and dynamic frequency margining via I²C during system validation. |
Use Scenario: 10 GbE/25 GbE Ethernet switch ASIC requiring multiple synchronous clocks: 156.25 MHz for XAUI, 125 MHz for SGMII, 250 MHz for internal logic, and 100 MHz for management MCU. IC Role / Device Role / Timing Role: Programmable quad clock source delivering four precisely ratioed frequencies from one crystal reference, supporting both differential and single-ended loads. Use Value: Reduces BOM count and PCB area vs. discrete oscillators; supports field-upgradable clock plans via I²C reprogramming without hardware change. |
| Broadcast Video Sync Generator | FPGA-Based Video Processing |
Use Scenario: SMPTE 2110 IP video router needing genlock-capable 27 MHz, 74.25 MHz, 148.5 MHz, and 297 MHz clocks aligned to external tri-level sync. IC Role / Device Role / Timing Role: Any-frequency clock synthesizer accepting external reference and generating four broadcast-grade video clocks with sub-20 ps phase step resolution. Use Value: Enables frame-accurate synchronization across multiple video processing paths; supports real-time phase alignment adjustments during live production. |
Use Scenario: High-end FPGA-based image processing platform requiring 100 MHz for PCIe interface, 200 MHz for DDR4 memory controller, 300 MHz for pixel pipeline, and 50 MHz for UART/debug. IC Role / Device Role / Timing Role: Configurable clock generator supplying mixed-voltage, mixed-format clocks directly to FPGA banks with independent VDDO per output. Use Value: Removes need for external level shifters or fanout buffers; simplifies power domain partitioning and reduces signal integrity risk from interposer routing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D06581-GM | Higher integration: includes integrated crystal, lower jitter (0.35 ps RMS), supports up to 12 outputs via fanout; larger 5×5 mm 32-QFN package | Targeted at systems where board space is less constrained but ultra-low jitter and crystal integration are critical (e.g., optical transport, high-end test equipment) | Select when crystal integration, sub-0.4 ps jitter, or >4 outputs are required; not drop-in due to different pinout and footprint |
| ICS853S01IAGLF | Fixed-function 4-output LVDS clock generator; no I²C programming, no frequency flexibility; 1.2 ps RMS jitter; 3.3 V only; 32-pin TSSOP | Suitable for cost-sensitive, high-volume applications with static clock trees (e.g., legacy telecom line cards, industrial HMIs) | Select only for fixed-frequency, non-reprogrammable use cases where I²C configurability and multi-voltage support are unnecessary |
Compared with Si5332A-D06581-GM and ICS853S01IAGLF, the SI5338Q-B04258-GMR uniquely balances field-programmability, industrial temperature range, mixed-voltage outputs, and PCIe Gen 4 compliance in a compact 4×4 mm QFN-making it optimal for reconfigurable embedded systems where clock requirements evolve post-deployment.
Availability
SI5338Q-B04258-GMR is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet switch clocking, and broadcast video sync generator applications requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for SI5338Q-B04258-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management ICs for infrastructure, automotive, and mobile markets.
The Si5338 product line was designed to replace multiple discrete oscillators in high-speed digital systems, delivering programmable, low-jitter clock synthesis for PCIe, Ethernet, broadcast, and FPGA-based platforms.
FAQ
What is the primary function of the SI5338Q-B04258-GMR?
The SI5338Q-B04258-GMR is an I²C-programmable quad clock generator that synthesizes four independent, low-jitter output clocks from a single input reference. Its core function is to replace up to four discrete crystal oscillators while enabling precise frequency, phase, voltage, and format configuration per output-critical for PCIe Gen 4, Ethernet, and FPGA timing systems.
Does the SI5338Q-B04258-GMR support PCIe Gen 4 timing requirements?
Yes, the SI5338Q-B04258-GMR meets PCIe Gen 4 Common Clock jitter specifications with 0.15–0.45 ps RMS jitter (10 kHz–50 MHz) and supports Gen 3 SRNS mode. It achieves this using its dual-loop architecture, optimized MultiSynth™ synthesis, and configurable PLL bandwidth (2–5 MHz), validated per PCI-SIG requirements.
Can the SI5338Q-B04258-GMR generate different output voltages simultaneously?
Yes-the SI5338Q-B04258-GMR supports independent output buffer supply rails (VDDO0–VDDO3), allowing simultaneous 1.5 V, 1.8 V, 2.5 V, and 3.3 V outputs. This enables direct interfacing with mixed-voltage FPGAs, ASICs, and SerDes blocks without external level shifters or regulators.
How is the SI5338Q-B04258-GMR programmed and configured?
The SI5338Q-B04258-GMR is programmed via its I²C/SMBus-compatible serial interface using Skyworks' ClockBuilder Pro software. Configuration includes output frequency, format, voltage, phase offset, spread spectrum, and status monitoring-all stored in on-chip OTP memory. Factory pre-programming is also supported.
What package type and thermal characteristics does the SI5338Q-B04258-GMR have?
The SI5338Q-B04258-GMR uses a 24-pin QFN package measuring 4 × 4 mm with 0.5 mm pitch and an exposed thermal pad. Its thermal resistance is θJA = 37 °C/W (still air) and θJC = 10 °C/W, enabling reliable operation at full load across –40 °C to +85 °C ambient without forced airflow.
SI5338Q-B04258-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338Q-B04258-GMR FAQ
1.How can I place an order for SI5338Q-B04258-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338Q-B04258-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338Q-B04258-GMR reliable?
The price and inventory of SI5338Q-B04258-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338Q-B04258-GMR is usually 5 days.
3.What payment methods are accepted for SI5338Q-B04258-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338Q-B04258-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338Q-B04258-GMR?
SI5338Q-B04258-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338Q-B04258-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338Q-B04258-GMR?
For technical support, including SI5338Q-B04258-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338Q-B04258-GMR requirements.
6.How does Aetrix verify that SI5338Q-B04258-GMR is sourced from the original manufacturer or authorized distributors?
All SI5338Q-B04258-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338Q-B04258-GMR meets industry standards.
7.What is the process for return or replacement of SI5338Q-B04258-GMR?
All SI5338Q-B04258-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338Q-B04258-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338Q-B04258-GMR part is unused and in its original packaging.
Return procedure for SI5338Q-B04258-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338Q-B04258-GMR Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

