Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338Q-B04735-GMR

Name: SI5338Q-B04735-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5338Q-B04735-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338Q-B04735-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338Q-B04735-GMR.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,820

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338Q-B04735-GMR from Skyworks Solutions is a quad-output, I²C-programmable clock generator with MultiSynth™ frequency synthesis, delivering 0 ppm precision across four independent outputs (CLK0A/B through CLK3A/B), 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 compliance, and support for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL output formats in a 4 × 4 mm 24-QFN package. It replaces up to four discrete oscillators in high-speed serial interface timing applications.

For engineers reviewing the SI5338Q-B04735-GMR datasheet, SI5338Q-B04735-GMR pinout, SI5338Q-B04735-GMR application, or SI5338Q-B04735-GMR equivalent, key selection criteria include PCIe Gen 4 SRNS jitter compliance (0.15–0.45 ps RMS), independent per-output voltage control (1.5/1.8/2.5/3.3 V), 5–710 MHz differential input range, and programmable phase/frequency adjustment in <20 ps / 1 ppm steps.

Technical Context

The SI5338Q-B04735-GMR implements a two-stage PLL architecture: a high-stability reference stage (with crystal or external clock input) followed by four independent MultiSynth™ fractional-N synthesis blocks, each driving one of the four configurable output drivers. Its core operates from a single 1.8/2.5/3.3 V supply with 45 mA typical current draw.

Each output supports independent format selection (LVPECL up to 710 MHz, LVDS up to 350 MHz, HCSL up to 250 MHz, CMOS up to 200 MHz), independent VDDO supply (1.5–3.3 V), and independent phase/frequency tuning via I²C or dedicated pins-enabling glitchless real-time adjustments without disrupting system timing integrity.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 3/4 SRNS and GbE jitter requirements.
Output Count & Type	Four differential pairs (CLK0A/B–CLK3A/B); supports LVPECL, LVDS, HCSL, CML, CMOS, SSTL, HSTL.
Frequency Range	0.16–710 MHz per output; integer/fractional synthesis with 1 ppb resolution.
Input Flexibility	Crystal (8–30 MHz), CMOS (5–200 MHz), differential (5–710 MHz), SSTL/HSTL (5–350 MHz).
Supply Voltages	Core: 1.8/2.5/3.3 V ±10%; Output buffers: independently configurable 1.5/1.8/2.5/3.3 V.
Package	24-pin QFN, 4 × 4 mm, 0.5 mm pitch; RoHS-compliant, moisture-sensitive level 3.
Temperature Range	–40 °C to +85 °C ambient; qualified for industrial and telecom line card environments.

Pinout & Package

SI5338Q-B04735-GMR uses a 24-lead QFN package (4 × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments are fixed per the Si5338 family: IN1/IN2 (differential ref 1), IN3/IN4 (single-ended ref 2/3), IN5/IN6 (differential ref 4/5), CLK0A–CLK3B (four differential output pairs), VDD/VDDOx (core and output supply rails), SCL/SDA/INTR (I²C interface and interrupt), and RSVD_GND (reserved ground).

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2	Differential reference input 1	Accepts 5–710 MHz AC-coupled differential clock; internal 100 Ω termination enabled.
CLK0A, CLK0B	Differential output 0	Configurable format/voltage; supports LVPECL (710 MHz), LVDS (350 MHz), or HCSL (250 MHz).
VDDO0–VDDO3	Output buffer supplies	Independent 1.5/1.8/2.5/3.3 V rails per output pair; enables mixed-voltage system interfacing.
SCL, SDA	I²C serial interface	SMBus-compatible 100/400 kHz operation; used for configuration, status readback, and dynamic tuning.
INTR	Interrupt output	Open-drain signal indicating loss-of-lock (LOL) or loss-of-signal (LOS); supports system fault monitoring.

Key Features

Feature	Design Value
MultiSynth™ synthesis	Enables true zero-ppm frequency accuracy on all four outputs simultaneously, eliminating need for multiple crystals.
PCIe Gen 4 SRNS compliance	0.15–0.45 ps RMS jitter at 100 MHz HCSL output ensures reliable link training and stability in Gen 4 endpoints.
Independent per-output voltage	Allows direct interfacing with diverse logic families (e.g., 1.8 V FPGA I/O, 3.3 V microcontroller, 2.5 V ASIC) without level shifters.
Glitchless frequency tuning	1 ppm step size with <667 ns update time enables real-time clock rate adaptation during system operation.
Programmable spread spectrum	Configurable 0.5–5.0% down-spread at 33–63 kHz modulation rate reduces EMI in dense PCB layouts.

Applications

PCIe Gen 4 Endpoint Timing	Ethernet Switch Clocking
Use Scenario: Providing synchronized 100 MHz reference clocks to CPU, GPU, and NVMe controllers in a server motherboard with PCIe Gen 4 x16 slots. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent, low-jitter HCSL clocks meeting PCIe Gen 4 SRNS spec (0.11–0.32 ps RMS). Use Value: Eliminates four separate oscillators, reduces board area by >60%, and guarantees deterministic inter-lane skew (<100 ps) across all PCIe root ports.	Use Scenario: Generating 125 MHz, 250 MHz, and 312.5 MHz clocks for 1/10/25 GbE PHYs and switch fabric in a Layer 3 Ethernet aggregation switch. IC Role / Device Role / Timing Role: Any-frequency synthesizer producing precise Ethernet line rates from a single 25 MHz crystal reference. Use Value: Enables single-reference design across multi-rate PHYs while maintaining IEEE 802.3 jitter compliance (0.7 ps RMS GbE random jitter).
Broadcast Video Synchronization	FPGA-Based Video Processing
Use Scenario: Distributing frame-locked 74.25 MHz (HD-SDI), 148.5 MHz (3G-SDI), and 297 MHz (12G-SDI) clocks across video encoder, decoder, and transport modules in a broadcast camera head. IC Role / Device Role / Timing Role: Multi-format clock generator supporting LVDS and HCSL outputs with sub-20 ps phase step resolution. Use Value: Ensures sample-accurate alignment across SDI links, preventing frame tearing or audio sync drift in real-time production workflows.	Use Scenario: Supplying 100 MHz system clock, 200 MHz DDR4 memory clock, and 300 MHz transceiver reference to a Xilinx Kintex Ultrascale+ FPGA in a medical imaging subsystem. IC Role / Device Role / Timing Role: Configurable buffer and level translator with independent 1.2 V (DDR4), 1.8 V (FPGA core), and 3.3 V (analog front-end) output supplies. Use Value: Removes need for discrete level shifters and clock buffers, simplifying power domain partitioning and reducing BOM count by 7 components.

PCIe Gen 4 Endpoint Timing

Ethernet Switch Clocking

Use Scenario: Providing synchronized 100 MHz reference clocks to CPU, GPU, and NVMe controllers in a server motherboard with PCIe Gen 4 x16 slots.

IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent, low-jitter HCSL clocks meeting PCIe Gen 4 SRNS spec (0.11–0.32 ps RMS).

Use Value: Eliminates four separate oscillators, reduces board area by >60%, and guarantees deterministic inter-lane skew (<100 ps) across all PCIe root ports.

Use Scenario: Generating 125 MHz, 250 MHz, and 312.5 MHz clocks for 1/10/25 GbE PHYs and switch fabric in a Layer 3 Ethernet aggregation switch.

IC Role / Device Role / Timing Role: Any-frequency synthesizer producing precise Ethernet line rates from a single 25 MHz crystal reference.

Use Value: Enables single-reference design across multi-rate PHYs while maintaining IEEE 802.3 jitter compliance (0.7 ps RMS GbE random jitter).

Broadcast Video Synchronization

FPGA-Based Video Processing

Use Scenario: Distributing frame-locked 74.25 MHz (HD-SDI), 148.5 MHz (3G-SDI), and 297 MHz (12G-SDI) clocks across video encoder, decoder, and transport modules in a broadcast camera head.

IC Role / Device Role / Timing Role: Multi-format clock generator supporting LVDS and HCSL outputs with sub-20 ps phase step resolution.

Use Value: Ensures sample-accurate alignment across SDI links, preventing frame tearing or audio sync drift in real-time production workflows.

Use Scenario: Supplying 100 MHz system clock, 200 MHz DDR4 memory clock, and 300 MHz transceiver reference to a Xilinx Kintex Ultrascale+ FPGA in a medical imaging subsystem.

IC Role / Device Role / Timing Role: Configurable buffer and level translator with independent 1.2 V (DDR4), 1.8 V (FPGA core), and 3.3 V (analog front-end) output supplies.

Use Value: Removes need for discrete level shifters and clock buffers, simplifying power domain partitioning and reducing BOM count by 7 components.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad-output clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5338A-B04735-GM	Same silicon die and pinout; factory-programmed with pre-defined configuration stored in OTP NVM.	Fixed configuration only; no field reprogramming via I²C required or supported.	Select when boot-time clock availability is critical and configuration is static across production units.
LMK04832RHAR	Two PLLs (not four independent synths); higher power (120 mA typ); larger 48-QFN package (7 × 7 mm).	Optimized for ultra-low additive jitter in RF sampling systems; lacks per-output voltage control.	Select when sub-0.1 ps additive jitter is mandatory and board space allows larger footprint.

Compared with Si5338A-B04735-GM and LMK04832RHAR, SI5338Q-B04735-GMR uniquely combines field-programmable flexibility, per-output voltage control, and compact 4 × 4 mm packaging-making it optimal for space-constrained, multi-voltage SoC/FPGA platforms requiring runtime clock adaptation.

Availability

SI5338Q-B04735-GMR is available at Aetrix Electronics and suitable for PCIe Gen 4 endpoint timing, Ethernet switch clocking, and broadcast video synchronization requiring stable component supply, long-term lifecycle support, and traceable sourcing.

Supply support for SI5338Q-B04735-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for wireless infrastructure, automotive, and industrial markets.

The Si5338 product line delivers highly configurable, low-jitter clock generation for high-speed serial interfaces-including PCIe, Ethernet, Fibre Channel, and broadcast video-where precise, flexible, and compact timing is critical to system performance.

FAQ

What is the primary function of the SI5338Q-B04735-GMR in a PCIe Gen 4 system?

The SI5338Q-B04735-GMR serves as a quad-output clock generator that provides four independent, low-jitter reference clocks compliant with PCIe Gen 4 Separate Reference No Spread (SRNS) specifications (0.11–0.32 ps RMS). It replaces multiple discrete oscillators, enabling synchronized timing across CPU, GPU, and NVMe controllers while maintaining strict inter-lane skew limits (<100 ps). The SI5338Q-B04735-GMR achieves this using its MultiSynth™ architecture and configurable HCSL outputs.

Does the SI5338Q-B04735-GMR support different output voltage levels on each channel?

Yes, the SI5338Q-B04735-GMR supports independent output buffer supply voltages (VDDO0–VDDO3) selectable per output pair: 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This allows direct interfacing with mixed-voltage devices-such as a 1.8 V FPGA core, 2.5 V SerDes, and 3.3 V legacy controller-without external level shifters. Each VDDO rail powers its associated CLKxA/CLKxB pair, and voltage selection is configured via I²C registers. The SI5338Q-B04735-GMR datasheet specifies full electrical compatibility across all combinations.

Can the SI5338Q-B04735-GMR generate frequencies above 350 MHz on all four outputs simultaneously?

No. While the SI5338Q-B04735-GMR supports up to 710 MHz on individual outputs (e.g., LVPECL), only two unique frequencies above 350 MHz can be generated simultaneously-specifically Fvco/4 and Fvco/6-due to VCO frequency constraints in the MultiSynth™ synthesis stage. Outputs above 350 MHz must share these two VCO-derived frequencies. For designs requiring >350 MHz on more than two outputs, the SI5338Q-B04735-GMR must be configured with integer-related frequencies below 350 MHz or use external fanout buffers. This limitation is documented in Table 6 of the SI5338Q-B04735-GMR datasheet.

How is the SI5338Q-B04735-GMR programmed, and what tools are required?

The SI5338Q-B04735-GMR is programmed via its I²C/SMBus-compatible serial interface (SCL/SDA pins) using Skyworks' ClockBuilder Pro software. This GUI-based tool enables full register configuration-including input selection, output format/voltage/frequency, phase offset, spread spectrum, and alarm settings-and generates custom configuration files (.cbs) for production programming. Field updates are supported without hardware changes. The SI5338Q-B04735-GMR also supports pin-controlled frequency/phase increments via FINC/PINC inputs for real-time tuning. No external programmer hardware is needed beyond a standard I²C host.

What thermal considerations apply to the SI5338Q-B04735-GMR in continuous operation?

The SI5338Q-B04735-GMR has a junction-to-ambient thermal resistance (θJA) of 37 °C/W under still-air conditions and a maximum junction temperature of 150 °C. At typical operating conditions (100 MHz on all outputs, 25 MHz reference), core supply current is 45 mA, yielding ~150 mW power dissipation. To maintain junction temperature ≤125 °C at +85 °C ambient, a minimum 250 mm² copper pour under the exposed thermal pad is recommended. The SI5338Q-B04735-GMR package outline (document 9) specifies solder stencil and land pattern guidelines to ensure reliable thermal transfer and mechanical mounting.

SI5338Q-B04735-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338Q-B04735-GMR FAQ

1.How can I place an order for SI5338Q-B04735-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338Q-B04735-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338Q-B04735-GMR reliable?

The price and inventory of SI5338Q-B04735-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338Q-B04735-GMR is usually 5 days.

3.What payment methods are accepted for SI5338Q-B04735-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338Q-B04735-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338Q-B04735-GMR?

SI5338Q-B04735-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338Q-B04735-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338Q-B04735-GMR?

For technical support, including SI5338Q-B04735-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338Q-B04735-GMR requirements.

6.How does Aetrix verify that SI5338Q-B04735-GMR is sourced from the original manufacturer or authorized distributors?

All SI5338Q-B04735-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338Q-B04735-GMR meets industry standards.

7.What is the process for return or replacement of SI5338Q-B04735-GMR?

All SI5338Q-B04735-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338Q-B04735-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338Q-B04735-GMR part is unused and in its original packaging.

Return procedure for SI5338Q-B04735-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…