Skyworks Solutions Inc. SI5338Q-B05389-GM
- Part No.:
- SI5338Q-B05389-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338Q-B05389-GM.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:4,618
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338Q-B05389-GM from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C in a 4 × 4 mm 24-QFN package. It replaces up to four crystal oscillators in Ethernet switch/router, PCIe, and FPGA clocking systems.
For engineers reviewing the SI5338Q-B05389-GM datasheet, SI5338Q-B05389-GM pinout, SI5338Q-B05389-GM application, or SI5338Q-B05389-GM equivalent, key selection criteria include output format flexibility (LVPECL/LVDS/HCSL/CMOS/SSTL), independent per-output voltage (1.5–3.3 V), any-frequency synthesis (0.16–710 MHz), spread-spectrum control (0.5–5.0% at 33–63 kHz), and glitchless frequency adjustment in 1 ppm steps.
Technical Context
The SI5338Q-B05389-GM implements a two-stage PLL architecture: a high-stability reference stage followed by four independent MultiSynth™ fractional-N synthesis blocks, each driving one output pair (CLKxA/CLKxB). Each MultiSynth supports integer or fractional mode, enabling true zero-ppm accuracy and programmable initial phase offset (±45 ns) with <20 ps step resolution.
Input support includes external crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), and differential (5–710 MHz); output drivers are fully decoupled-each configurable for signal format, termination voltage (VDDOx = 1.5/1.8/2.5/3.3 V), and spread-spectrum modulation. Loss-of-lock and loss-of-signal alarms provide real-time status monitoring via INTR pin.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps - meets PCIe Gen 3 SRNS and GbE jitter requirements with low deterministic jitter contribution |
| Output Frequency Range | 0.16–710 MHz - covers LVPECL/LVDS (≤710 MHz), HCSL (≤250 MHz), CMOS (≤200 MHz), SSTL/HSTL (≤350 MHz) |
| Input Reference Support | Crystal (8–30 MHz), CMOS (5–200 MHz), differential (5–710 MHz) - enables flexible system clock tree design |
| Supply Voltages | VDD = 1.8/2.5/3.3 V; VDDOx = 1.5/1.8/2.5/3.3 V - allows mixed-voltage board integration without level shifters |
| Package | 24-pin QFN, 4 × 4 mm - space-efficient footprint compatible with high-density FPGA/ASIC timing layouts |
| Operating Temperature | –40 to +85 °C - qualified for industrial and telecom line card environments |
| Spread Spectrum | 0.5–5.0% deviation, 33–63 kHz modulation rate - reduces EMI without affecting timing margin |
Pinout & Package
SI5338Q-B05389-GM uses a 24-lead QFN package (4 × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments follow standard Si5338 top-view layout: IN1/IN2 (differential ref 1), IN3/IN4 (single-ended ref), IN5/IN6 (differential ref 2), CLK0A/CLK0B through CLK3A/CLK3B (four differential output pairs), VDD (core supply), VDDO0–VDDO3 (independent output buffer supplies), SCL/SDA (I²C interface), INTR (interrupt output), and RSVD_GND (reserved ground).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CLK0A / CLK0B | Differential Output Pair 0 | Configurable as LVPECL/LVDS/HCSL/CML/SSTL; driven by MultiSynth 0 with independent VDDO0 |
| CLK1A / CLK1B | Differential Output Pair 1 | Independent frequency, format, and voltage (VDDO1); supports same ranges as CLK0 |
| CLK2A / CLK2B | Differential Output Pair 2 | Programmable phase offset (±45 ns) and spread spectrum; driven by MultiSynth 2 |
| CLK3A / CLK3B | Differential Output Pair 3 | Full frequency/format configurability; supports HCSL up to 250 MHz or LVDS up to 710 MHz |
| IN1 / IN2 | Differential Reference Input 1 | Accepts 5–710 MHz AC-coupled differential clock; internal 100 Ω termination enabled |
| IN3 / IN4 | Single-Ended Reference Inputs | Support CMOS/SSTL/HSTL; 5–350 MHz range; slew-rate sensitive for jitter performance |
| SCL / SDA | I²C Serial Interface | Standard SMBus-compatible bus (up to 400 kHz); used for configuration and status readback |
| INTR | Interrupt Output | Open-drain active-low signal indicating loss-of-lock or loss-of-signal events |
| VDD | Core Supply | 1.8/2.5/3.3 V ±10%; powers PLL, logic, and memory; PSRR optimized for clean clock generation |
| VDDO0–VDDO3 | Output Buffer Supplies | Independent 1.5/1.8/2.5/3.3 V rails per output pair; enable mixed-signal interface without external level shifters |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ Any-Frequency Synthesis | Four independent fractional-N synthesizers deliver true zero-ppm accuracy on all outputs simultaneously |
| Glitchless Frequency Adjustment | 1 ppm step size with pin-controlled increment/decrement; update time ≤667 ns above 18 MHz |
| Per-Output Voltage Control | VDDO0–VDDO3 support 1.5/1.8/2.5/3.3 V - eliminates need for external level translators in multi-voltage systems |
| PCIe Gen 3 SRNS Compliance | 0.11–0.32 ps RMS jitter in Separate Reference No Spread mode - meets strict serial link timing budgets |
| Programmable Phase Offset | ±45 ns range with <20 ps step resolution - enables precise skew management across multiple clock domains |
| External Feedback Mode | Supports zero-delay operation for clock distribution networks requiring minimal propagation latency |
Applications
| Ethernet Switch/Routing Timing | PCIe Gen 1–4 Clocking |
|---|---|
Use Scenario: High-port-count 1/10 GbE switches requiring synchronized 125 MHz, 156.25 MHz, and 312.5 MHz clocks for PHYs and MACs. IC Role / Device Role / Timing Role: Quad clock generator providing four independent, low-jitter clocks with matched phase alignment and spread-spectrum EMI reduction. Use Value: Eliminates four discrete oscillators; achieves sub-1 ps RMS jitter required for 10 GbE KR compliance and reduces board area by >60%. | Use Scenario: Server motherboard with CPU, GPU, and NVMe controllers needing PCIe Gen 3/4 common clock or SRNS reference. IC Role / Device Role / Timing Role: PCIe-compliant clock source delivering 100 MHz differential HCSL/LVDS with Gen 3 SRNS and Gen 4 common clock jitter specs. Use Value: Meets Intel CLKJIT-001 and PCI-SIG ECN jitter limits; supports dynamic frequency scaling via I²C without clock glitches. |
| FPGA & ASIC Clock Distribution | Broadcast Video/Audio Sync |
Use Scenario: Multi-FPGA system (e.g., radar processing) requiring 100–500 MHz clocks with tight inter-device skew control. IC Role / Device Role / Timing Role: Configurable buffer and level translator generating LVDS, HCSL, and CMOS clocks from a single reference. Use Value: Independent phase adjustment (<20 ps steps) and output-enable control per channel enable deterministic timing closure across FPGAs. | Use Scenario: SMPTE 2110 video over IP gateway needing genlock-capable 27 MHz, 74.25 MHz, and 148.5 MHz clocks with frame-accurate phase alignment. IC Role / Device Role / Timing Role: Any-frequency clock generator supporting SMPTE ST 2059-2 PTP-derived frequencies and external feedback for zero-delay genlock. Use Value: Achieves <100 ps output-to-output skew and supports external reference locking - critical for broadcast-grade lip-sync and frame synchronization. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5338A-B05389-GM | Same silicon, factory-programmed with different default configuration; identical electrical specs and pinout | No functional difference - only preloaded NVM contents differ; both support full field reprogramming via I²C | Select SI5338Q-B05389-GM for blank OTP requiring ClockBuilder Pro configuration; choose Si5338A-B05389-GM if factory-loaded settings match target use case |
| LMK04832ISQE/NOPB | Two PLLs (not four independent MultiSynths); higher power (120 mA vs. 45 mA typ); larger 48-QFN package | Targeted at ultra-low-jitter (<0.1 ps) RF and instrumentation; lacks per-output voltage control and integrated spread spectrum | Choose LMK04832ISQE/NOPB only when sub-0.2 ps RMS jitter is mandatory and board space/power budget allow larger footprint and higher dissipation |
Compared with Si5338A-B05389-GM, SI5338Q-B05389-GM offers identical performance but requires first-time programming; versus LMK04832ISQE/NOPB, it delivers superior integration (4 independent outputs, per-VDDO, SSC) at lower power and smaller size, though with slightly higher jitter floor.
Availability
SI5338Q-B05389-GM is available at Aetrix Electronics and suitable for Ethernet switch/router, PCIe Gen 1–4 host platforms, and FPGA-based embedded vision systems requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for SI5338Q-B05389-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for infrastructure, automotive, and mobile markets.
The Si5338 product line was designed for high-flexibility, low-jitter clock generation in multi-protocol systems - enabling consolidation of discrete oscillators and buffers into a single programmable IC for datacenter, telecom, and broadcast equipment.
FAQ
What is the default configuration state of the SI5338Q-B05389-GM at power-up?
The SI5338Q-B05389-GM ships with blank one-time-programmable (OTP) memory and requires initial configuration via I²C using ClockBuilder Pro software. Unlike factory-programmed variants (e.g., Si5338A-B05389-GM), it does not output valid clocks until programmed. The SI5338Q-B05389-GM supports full register-level customization including input selection, MultiSynth dividers, output formats, and spread-spectrum parameters.
Does the SI5338Q-B05389-GM support PCIe Gen 4 Common Clock compliance?
Yes, the SI5338Q-B05389-GM meets PCIe Gen 4 Common Clock jitter specifications with 0.15–0.45 ps RMS (1.5 MHz–50 MHz band) when configured per Skyworks AN562 guidelines. This compliance is verified using the Skyworks PCIe Clock Jitter Tool and Intel Clock Jitter Tool v1.6.4, with all outputs set to 100 MHz HCSL format and PLL bandwidth tuned to 2–5 MHz.
Can the SI5338Q-B05389-GM generate three different frequencies above 350 MHz simultaneously?
No. The SI5338Q-B05389-GM can output only two unique frequencies above 350 MHz at once - specifically Fvco/4 and Fvco/6 - due to VCO frequency constraints and synthesis stage limitations. For example, simultaneous 400 MHz, 500 MHz, and 600 MHz outputs are not supported; users must select ≤2 high-frequency outputs and assign remaining clocks to ≤350 MHz ranges.
How is spread-spectrum modulation configured on the SI5338Q-B05389-GM?
Spread-spectrum modulation on the SI5338Q-B05389-GM is configured per-output via I²C registers controlling deviation (0.5–5.0%), modulation rate (33–63 kHz), and direction (down-spread only). Default settings are 0.5% down-spread at ~31.5 kHz. Configuration requires ClockBuilder Pro or direct register writes; no external components are needed as modulation is generated internally by the MultiSynth block.
What thermal management considerations apply to the SI5338Q-B05389-GM in continuous operation?
The SI5338Q-B05389-GM has a junction-to-ambient thermal resistance (θJA) of 37 °C/W in still air. At maximum core current (60 mA @ 3.3 V) and worst-case ambient (85 °C), junction temperature reaches ~105 °C - within the 150 °C absolute max. Recommended PCB design includes a 4 × 4 mm thermal pad connected to ≥2 internal ground planes and ≥6 vias to minimize θJA below 30 °C/W for sustained high-frequency operation.
SI5338Q-B05389-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338Q-B05389-GM FAQ
1.How can I place an order for SI5338Q-B05389-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338Q-B05389-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338Q-B05389-GM reliable?
The price and inventory of SI5338Q-B05389-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338Q-B05389-GM is usually 5 days.
3.What payment methods are accepted for SI5338Q-B05389-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338Q-B05389-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338Q-B05389-GM?
SI5338Q-B05389-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338Q-B05389-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338Q-B05389-GM?
For technical support, including SI5338Q-B05389-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338Q-B05389-GM requirements.
6.How does Aetrix verify that SI5338Q-B05389-GM is sourced from the original manufacturer or authorized distributors?
All SI5338Q-B05389-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338Q-B05389-GM meets industry standards.
7.What is the process for return or replacement of SI5338Q-B05389-GM?
All SI5338Q-B05389-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338Q-B05389-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338Q-B05389-GM part is unused and in its original packaging.
Return procedure for SI5338Q-B05389-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338Q-B05389-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

