Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5342D-B03764-GM

Name: SI5342D-B03764-GM
Brand: Skyworks Solutions Inc.
SKU: SI5342D-B03764-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5342D-B03764-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: -

Datasheet:: SI5342D-B03764-GM.pdf

Description:: IC CLK MULTIPLIER ATTENUATOR

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,421

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5342D-B03764-GM from Skyworks is a 4-input, 2-output jitter-attenuating clock multiplier with DSPLL™ and MultiSynth™ architecture, delivering 90 fs rms integrated jitter (12 kHz–20 MHz), programmable jitter attenuation bandwidth (0.1 Hz–4 kHz), and support for SyncE compliance (ITU-T G.8262 EEC Option 1/2). It operates across –40 to +85 °C and targets carrier-grade Ethernet line cards requiring deterministic holdover and hitless clock switching.

For engineers reviewing the SI5342D-B03764-GM datasheet, SI5342D-B03764-GM pinout, SI5342D-B03764-GM application, or SI5342D-B03764-GM equivalent, key selection criteria include its 0.001–350 MHz output frequency range (integer-only synthesis), dual LVDS/LVPECL/LVCMOS/HCSL/CML output configurability, integrated loop filter, and factory-programmed configuration stored in on-chip OTP NVM.

Technical Context

The SI5342D-B03764-GM implements a fourth-generation DSPLL with fully integrated loop filter and digitally programmable bandwidth (0.1 Hz–4 kHz), enabling precise jitter filtering without external components. Its MultiSynth dividers support integer-only frequency synthesis, and the device supports free-run, locked, and holdover modes with programmable holdover averaging over up to 120 seconds of historical input frequency data.

It features automatic and manual input clock selection across four inputs (IN0–IN3), hitless switching between fractionally related clocks, glitchless switching for ±500 ppm input offsets, and ramped holdover exit with user-selectable slew rates (0.2–40,000 ppm/s). The device uses an external 25–54 MHz crystal (XA/XB) for reference stability in freerun/holdover modes.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count	2 independent outputs with full crosspoint routing to any MultiSynth divider
Jitter (rms)	90 fs (12 kHz–20 MHz), enabling <100 ps peak-to-peak jitter in 10G/100G SyncE systems
Output frequency range	100 Hz–350 MHz (LVDS/LVPECL); 100 Hz–250 MHz (LVCMOS), integer-only synthesis
Jitter attenuation BW	Digitally programmable 0.1 Hz–4 kHz, allowing optimization for wander vs. jitter trade-off per application
Input compatibility	Differential: 8 kHz–750 MHz; LVCMOS: 8 kHz–250 MHz; supports gapped clock locking
SyncE compliance	Fully meets ITU-T G.8262 EEC Option 1 and Option 2 requirements for Ethernet timing
Supply voltages	VDD = 1.8 V ±5%; VDDA = 3.3 V ±5%; independent output supply pins (1.8/2.5/3.3 V)

Pinout & Package

SI5342D-B03764-GM is housed in a 44-pin QFN package (7 mm × 7 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are validated per Skyworks Si5342 Rev D datasheet Section 9 (Pin Descriptions).

Pin/Terminal	Circuit Role	Design Meaning
IN0–IN3	Input clock receivers	Four configurable differential/LVCMOS inputs; IN3 serves as FB_IN in zero-delay mode
OUT0, OUT1	Differential clock outputs	Each supports LVDS/LVPECL/LVCMOS/CML/HCSL with programmable amplitude and common-mode voltage
XA, XB	Crytal oscillator interface	Connects to 25–54 MHz fundamental-mode crystal; internal load caps eliminate external components
SDA, SCL	I²C serial interface	Two-wire bus for configuration and status monitoring; supports hot-plug and multi-drop
INTRb	Interrupt output	Open-drain flag indicating LOS/OOF/LOL events; enables real-time fault detection without polling
RSTb	Hardware reset	Active-low asynchronous reset that reloads NVM configuration and reinitializes all circuit blocks

Key Features

Feature	Design Value
Factory preprogrammed NVM	Device powers up with verified frequency plan; eliminates boot-time configuration overhead
Programmable holdover history	Stores 120 s of locked-frequency data; enables stable phase-continuous holdover using programmable averaging window
Hitless input switching	Eliminates output phase transients when switching between fractionally related inputs (e.g., 156.25 MHz ↔ 312.5 MHz)
Glitchless DCO mode	Supports 0.001 ppb step size for fine frequency tuning during locked or freerun operation
Zero-delay mode	Configures IN3 as feedback input to align OUTx phase with IN0–IN2; critical for low-latency timing distribution

Applications

Carrier Ethernet Line Cards	Synchronous Ethernet (SyncE) Switches
Use Scenario: 10G/100G line card requiring dual synchronized clocks for MAC and PHY layers with strict wander tolerance. IC Role / Device Role / Timing Role: Jitter attenuator and frequency translator generating 156.25 MHz and 312.5 MHz from OC-192/STM-64 reference. Use Value: Meets G.8262 EEC Option 2 wander limits (<4.6 ppm) and delivers <100 fs RMS jitter at PHY interface.	Use Scenario: Aggregation switch needing two independent SyncE-compliant outputs for upstream/downstream timing distribution. IC Role / Device Role / Timing Role: Dual-output clock multiplier providing phase-aligned 25 MHz and 125 MHz clocks traceable to primary reference clock (PRC). Use Value: Enables hitless switchover between redundant PRC sources while maintaining EEC compliance during transition.
Broadcast Video Timing	Test & Measurement Equipment
Use Scenario: SDI video router requiring ultra-low-jitter 27 MHz and 74.25 MHz clocks for pixel sampling and serialization. IC Role / Device Role / Timing Role: Jitter cleaner converting noisy recovered video reference into studio-grade timing signals. Use Value: 90 fs RMS jitter ensures <0.1 UI eye opening degradation at 3 Gbps SDI data rates.	Use Scenario: High-precision signal analyzer needing stable, switchable clock sources for ADC sampling and FPGA logic. IC Role / Device Role / Timing Role: Programmable clock generator supporting multiple instrument configurations via I²C reprogramming. Use Value: Factory-programmed NVM allows instant power-on operation; integer-only synthesis guarantees deterministic phase alignment.

Carrier Ethernet Line Cards

Synchronous Ethernet (SyncE) Switches

Use Scenario: 10G/100G line card requiring dual synchronized clocks for MAC and PHY layers with strict wander tolerance.

IC Role / Device Role / Timing Role: Jitter attenuator and frequency translator generating 156.25 MHz and 312.5 MHz from OC-192/STM-64 reference.

Use Value: Meets G.8262 EEC Option 2 wander limits (<4.6 ppm) and delivers <100 fs RMS jitter at PHY interface.

Use Scenario: Aggregation switch needing two independent SyncE-compliant outputs for upstream/downstream timing distribution.

IC Role / Device Role / Timing Role: Dual-output clock multiplier providing phase-aligned 25 MHz and 125 MHz clocks traceable to primary reference clock (PRC).

Use Value: Enables hitless switchover between redundant PRC sources while maintaining EEC compliance during transition.

Broadcast Video Timing

Test & Measurement Equipment

Use Scenario: SDI video router requiring ultra-low-jitter 27 MHz and 74.25 MHz clocks for pixel sampling and serialization.

IC Role / Device Role / Timing Role: Jitter cleaner converting noisy recovered video reference into studio-grade timing signals.

Use Value: 90 fs RMS jitter ensures <0.1 UI eye opening degradation at 3 Gbps SDI data rates.

Use Scenario: High-precision signal analyzer needing stable, switchable clock sources for ADC sampling and FPGA logic.

IC Role / Device Role / Timing Role: Programmable clock generator supporting multiple instrument configurations via I²C reprogramming.

Use Value: Factory-programmed NVM allows instant power-on operation; integer-only synthesis guarantees deterministic phase alignment.

Equivalent & Alternatives

The following parts are listed as comparable options for similar jitter-attenuating clock multiplier applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5342C-D-GM	Same 44-QFN package and 2-output count, but supports integer+fractional synthesis up to 1028 MHz	Required where fractional-N synthesis is needed for non-integer ratios (e.g., 100 MHz → 122.88 MHz)	Select Si5342C-D-GM only if fractional output frequencies beyond 350 MHz are required; otherwise SI5342D-B03764-GM offers tighter jitter spec at lower cost
Si5344B-D-GM	4-output variant in same 44-QFN package; identical 0.001–350 MHz integer-only frequency range and jitter performance	Preferred when system requires ≥3 independent clock domains (e.g., CPU, memory, I/O subsystems)	Choose Si5344B-D-GM when additional outputs are needed; SI5342D-B03764-GM is optimal for dual-clock systems minimizing BOM and layout complexity

Compared with Si5342C-D-GM and Si5344B-D-GM, SI5342D-B03764-GM provides the lowest-cost, minimal-footprint solution for dual-output, integer-only SyncE applications-retaining full holdover intelligence, hitless switching, and 90 fs jitter-while eliminating unused synthesis flexibility and output drivers.

Availability

SI5342D-B03764-GM is available at Aetrix Electronics and suitable for carrier Ethernet switches, broadcast video infrastructure, and test equipment requiring stable component supply with guaranteed long-term lifecycle support.

Supply support for SI5342D-B03764-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for communications, industrial, and automotive markets.

The Si5342 family is designed specifically for high-reliability network timing applications demanding sub-100 fs jitter, ITU-T G.8262 compliance, and intelligent holdover-targeting OTN, SyncE, and broadcast infrastructure.

FAQ

What is the maximum output frequency supported by SI5342D-B03764-GM?

The SI5342D-B03764-GM supports a maximum output frequency of 350 MHz for differential outputs (LVDS/LVPECL/CML/HCSL) and 250 MHz for LVCMOS outputs. This limit arises from its integer-only synthesis mode (per Ordering Guide designation "D"), which restricts operation to whole-number multiplication/division ratios within the specified range. The device does not support fractional-N synthesis, unlike Si5342A/C variants.

Does SI5342D-B03764-GM require external loop filter components?

No, SI5342D-B03764-GM integrates the entire DSPLL loop filter on-die, eliminating discrete capacitors and resistors. This removes noise coupling paths and layout sensitivity associated with external filters, directly contributing to its 90 fs rms jitter specification. The loop bandwidth remains digitally programmable (0.1 Hz–4 kHz) without hardware changes.

How is SI5342D-B03764-GM configured for operation?

SI5342D-B03764-GM is factory preprogrammed with a specific frequency plan stored in one-time-programmable (OTP) NVM. It powers up immediately with validated output frequencies, eliminating boot-time I²C/SPI configuration. Field reprogramming is possible via I²C or SPI, but the default behavior relies on the factory-loaded configuration for deterministic startup.

What input clock types does SI5342D-B03764-GM accept?

SI5342D-B03764-GM accepts four input clock types: differential (LVDS/LVPECL/CML/HCSL) across 8 kHz–750 MHz, and single-ended LVCMOS across 8 kHz–250 MHz. Inputs support ac-coupling for differential signals and ac- or dc-coupling for LVCMOS. The device also locks to gapped clocks-periodic signals with intentional missing cycles-enabling robust synchronization in packet-based timing recovery.

Is SI5342D-B03764-GM compliant with ITU-T G.8262 standards?

Yes, SI5342D-B03764-GM meets ITU-T G.8262 EEC Option 1 and Option 2 requirements for Synchronous Ethernet equipment clocks. Its jitter attenuation bandwidth programmability, holdover stability, and phase-lock accuracy ensure compliance under both normal locked operation and holdover conditions, making it suitable for carrier-class timing applications.

SI5342D-B03764-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: *

Package/Case:: -

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

Type:: -

PLL:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Divider/Multiplier:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: -

Grade:: -

Qualification:: -

Supplier Device Package:: -

SI5342D-B03764-GM FAQ

1.How can I place an order for SI5342D-B03764-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5342D-B03764-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5342D-B03764-GM reliable?

The price and inventory of SI5342D-B03764-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5342D-B03764-GM is usually 5 days.

3.What payment methods are accepted for SI5342D-B03764-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5342D-B03764-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5342D-B03764-GM?

SI5342D-B03764-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5342D-B03764-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5342D-B03764-GM?

For technical support, including SI5342D-B03764-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5342D-B03764-GM requirements.

6.How does Aetrix verify that SI5342D-B03764-GM is sourced from the original manufacturer or authorized distributors?

All SI5342D-B03764-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5342D-B03764-GM meets industry standards.

7.What is the process for return or replacement of SI5342D-B03764-GM?

All SI5342D-B03764-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5342D-B03764-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5342D-B03764-GM part is unused and in its original packaging.

Return procedure for SI5342D-B03764-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…