Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5342D-B05043-GMR

Name: SI5342D-B05043-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5342D-B05043-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5342D-B05043-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: -

Datasheet:: SI5342D-B05043-GMR.pdf

Description:: IC CLK MULTIPLIER ATTENUATOR

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,452

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5342D-B05043-GMR from Skyworks is a 4-input, 2-output jitter attenuator/clock multiplier IC implementing fourth-generation DSPLL™ and MultiSynth™ architectures. It delivers ultra-low 90 fs rms jitter, supports differential (8 kHz–750 MHz) and LVCMOS (8 kHz–250 MHz) inputs, and generates programmable outputs up to 350 MHz in LVDS/LVPECL/LVCMOS/CML/HCSL formats - deployed in SyncE-compliant carrier Ethernet switches and OTN transponders.

For engineers reviewing the SI5342D-B05043-GMR datasheet, SI5342D-B05043-GMR pinout, SI5342D-B05043-GMR application, or SI5342D-B05043-GMR equivalent, key selection criteria include G.8262 EEC Option 1/2 compliance, digitally programmable jitter attenuation bandwidth (0.1 Hz–4 kHz), hitless/ramped/glitchless input switching, DCO mode with 0.001 ppb step size, and factory-programmable NVM configuration for deterministic power-up behavior.

Technical Context

The SI5342D-B05043-GMR integrates a fourth-generation DSPLL with fully on-chip loop filter and digitally configurable bandwidth (0.1 Hz–4 kHz), enabling precise jitter filtering without external components. Its MultiSynth architecture uses fractional-N synthesis with independent integer (R) and fractional (N) output dividers, supporting glitchless on-the-fly frequency changes and zero-delay mode when IN3 is configured as FB_IN.

It operates across three modes: locked (phase/frequency synchronized to selected input), freerun (crystal-referenced, ±100 ppm accuracy), and holdover (averaged historical frequency tracking over up to 120 s). Input qualification includes LOS/OOF detection, gapped clock locking, and automatic/manual switching with ramped exit from holdover at user-selectable rates (0.2–40,000 ppm/s).

Key Specifications

Parameter	Value and Actual Design Meaning
Output count	2 independent programmable clock outputs
Jitter (rms)	90 fs - meets ITU-T G.8262 EEC Option 1 & 2 for Synchronous Ethernet
Input range	Differential: 8 kHz–750 MHz; LVCMOS: 8 kHz–250 MHz - supports legacy and high-speed network clocks
Output range	Up to 350 MHz - optimized for integer-only synthesis per Si5342D ordering variant
Jitter BW	0.1 Hz–4 kHz - digitally selectable to balance jitter attenuation vs. wander suppression
Supply voltages	VDD = 1.8 V ±5%; VDDA = 3.3 V ±5%; independent output supply pins (1.8/2.5/3.3 V)
Operating temp	–40 °C to +85 °C - qualified for industrial and telecom infrastructure environments

Pinout & Package

SI5342D-B05043-GMR is housed in a 44-pin QFN package (7 mm × 7 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are validated per Skyworks Si5342 Rev D datasheet Section 9 (Pin Descriptions) and Figure 10.2 (package diagram).

Pin/Terminal	Circuit Role	Design Meaning
IN0–IN3	Differential or LVCMOS clock inputs	Four selectable reference sources; IN3 serves as FB_IN in zero-delay mode
OUT0, OUT1	Programmable differential/LVCMOS clock outputs	Each independently configurable for format, amplitude, common-mode voltage, and enable control
XA/XB	Cry stal oscillator terminals	Supports 25–54 MHz fundamental-mode crystals; internal load caps eliminate external components
SCL/SDA	I²C serial interface	Two-wire bus for configuration, status monitoring, and NVM programming
INTRb	Interrupt output	Active-low open-drain flag for LOS, OOF, LOL, and other fault conditions
RSTb	Hardware reset	Asynchronous active-low pin triggering full initialization and NVM reload

Key Features

Feature	Design Value
Hitless input switching	Eliminates phase transients when switching between fractionally related clocks (e.g., 155.52 MHz ↔ 622.08 MHz)
Ramped holdover exit	Smooth frequency transition from holdover using user-defined ramp rate (0.2–40,000 ppm/s), avoiding overshoot
DCO mode	0.001 ppb frequency step resolution via FINC/FDEC pins or register control - enables fine-tuned timing calibration
G.8262 compliance	Fully meets EEC Option 1 and Option 2 requirements for Synchronous Ethernet equipment clocks
In-circuit NVM	Factory- or field-programmable one-time programmable memory ensures deterministic power-up frequency configuration

Applications

Carrier Ethernet Switching	OTN Transponder Timing
Use Scenario: Line-card clock distribution in multi-terabit carrier-grade Ethernet switches requiring strict phase alignment across ports. IC Role / Device Role / Timing Role: Jitter attenuator and frequency translator synchronizing 10G/100G SERDES lanes to a common SyncE-compliant reference. Use Value: Enables G.8262-compliant operation with <90 fs rms jitter, eliminating timing-induced packet loss in metro aggregation nodes.	Use Scenario: Clock regeneration in optical transport network (OTN) transponders handling mixed-rate client interfaces (e.g., OTU2/OTU4). IC Role / Device Role / Timing Role: Dual-output jitter cleaner generating independent, low-jitter clocks for FEC engines and OTN framers from a single recovered line clock. Use Value: Maintains BER integrity under variable input jitter by attenuating >40 dB of broadband jitter while preserving low-frequency wander for system-level synchronization.
Broadcast Video Sync	Test & Measurement Reference
Use Scenario: Genlock and frame-synchronized timing in SMPTE ST 2110 IP video routers and multiviewer systems. IC Role / Device Role / Timing Role: Two-output clock multiplier deriving genlock (27 MHz) and pixel clock (74.25 MHz) from a master reference while rejecting switch-induced jitter. Use Value: Ensures sub-microsecond phase coherence across video processing paths, preventing lip-sync errors and frame tearing.	Use Scenario: Ultra-low-jitter reference source in high-resolution oscilloscopes and bit-error-rate testers requiring stable sampling clocks. IC Role / Device Role / Timing Role: Jitter-attenuated clock generator providing clean 100 MHz/125 MHz references for ADC/DAC sampling and pattern generation. Use Value: Reduces measurement uncertainty by limiting aperture jitter to <90 fs rms, directly improving ENOB and signal fidelity.

Carrier Ethernet Switching

OTN Transponder Timing

Use Scenario: Line-card clock distribution in multi-terabit carrier-grade Ethernet switches requiring strict phase alignment across ports.

IC Role / Device Role / Timing Role: Jitter attenuator and frequency translator synchronizing 10G/100G SERDES lanes to a common SyncE-compliant reference.

Use Value: Enables G.8262-compliant operation with <90 fs rms jitter, eliminating timing-induced packet loss in metro aggregation nodes.

Use Scenario: Clock regeneration in optical transport network (OTN) transponders handling mixed-rate client interfaces (e.g., OTU2/OTU4).

IC Role / Device Role / Timing Role: Dual-output jitter cleaner generating independent, low-jitter clocks for FEC engines and OTN framers from a single recovered line clock.

Use Value: Maintains BER integrity under variable input jitter by attenuating >40 dB of broadband jitter while preserving low-frequency wander for system-level synchronization.

Broadcast Video Sync

Test & Measurement Reference

Use Scenario: Genlock and frame-synchronized timing in SMPTE ST 2110 IP video routers and multiviewer systems.

IC Role / Device Role / Timing Role: Two-output clock multiplier deriving genlock (27 MHz) and pixel clock (74.25 MHz) from a master reference while rejecting switch-induced jitter.

Use Value: Ensures sub-microsecond phase coherence across video processing paths, preventing lip-sync errors and frame tearing.

Use Scenario: Ultra-low-jitter reference source in high-resolution oscilloscopes and bit-error-rate testers requiring stable sampling clocks.

IC Role / Device Role / Timing Role: Jitter-attenuated clock generator providing clean 100 MHz/125 MHz references for ADC/DAC sampling and pattern generation.

Use Value: Reduces measurement uncertainty by limiting aperture jitter to <90 fs rms, directly improving ENOB and signal fidelity.

Equivalent & Alternatives

The following parts are listed as comparable options for similar jitter attenuator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5342C-D-GM1	Same 44-QFN package and 2-output count; supports full 0.001–1028 MHz range with integer+fractional synthesis	Required where fractional-N output flexibility (e.g., non-integer multiples like 122.88 MHz) is needed beyond SI5342D's 350 MHz integer-only limit	Select Si5342C-D-GM1 if design requires arbitrary frequency synthesis; SI5342D-B05043-GMR is optimal for cost-sensitive SyncE deployments with fixed integer ratios.
LMK04832RHAR	2-input/14-output, dual-loop PLL architecture; higher integration but larger 64-QFN package and no on-chip crystal oscillator	Used in high-channel-count RF sampling systems requiring multiple synchronized domains; lacks integrated XA/XB crystal interface	Choose LMK04832RHAR only when >2 outputs or dual-loop isolation is mandatory; SI5342D-B05043-GMR offers superior jitter performance and smaller footprint for 2-output SyncE use cases.

Compared with Si5342C-D-GM1, SI5342D-B05043-GMR trades fractional synthesis flexibility for tighter jitter specification and lower power in integer-only applications; versus LMK04832RHAR, it provides integrated crystal support and smaller form factor at the expense of channel count and dual-loop capability - making it the preferred choice for compact, low-jitter, two-clock SyncE line cards.

Availability

SI5342D-B05043-GMR is available at Aetrix Electronics and suitable for carrier Ethernet switches, OTN transponders, broadcast video infrastructure, and test & measurement equipment requiring stable component supply, long-term lifecycle assurance, and G.8262-compliant timing performance.

Supply support for SI5342D-B05043-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for communications, automotive, and industrial markets.

The SI5342D-B05043-GMR belongs to Skyworks' Si534x family of jitter-attenuating clock multipliers, designed specifically for high-reliability telecom infrastructure demanding ultra-low jitter, G.8262 compliance, and deterministic holdover behavior in packet-optical and SyncE systems.

FAQ

What is the maximum output frequency supported by SI5342D-B05043-GMR?

The SI5342D-B05043-GMR supports output frequencies up to 350 MHz. This limit is defined by its Si5342D ordering variant, which implements integer-only frequency synthesis - distinguishing it from Si5342A/C variants that support fractional-N synthesis up to 1028 MHz. The 350 MHz ceiling ensures optimal jitter performance and stability for Synchronous Ethernet and OTN applications where integer ratios (e.g., 155.52 MHz, 311.04 MHz) are standard.

Does SI5342D-B05043-GMR require an external crystal?

Yes, SI5342D-B05043-GMR requires an external crystal connected to XA/XB pins, operating in the 25–54 MHz range. The device integrates internal load capacitors, eliminating the need for external tuning capacitors. A 48–54 MHz crystal is recommended for best jitter performance. In alternative configurations, an external REFCLK may be used, but the crystal-based configuration is required to meet G.8262 EEC Option 1/2 specifications and ensure stable freerun/holdover operation.

How does SI5342D-B05043-GMR achieve G.8262 compliance?

SI5342D-B05043-GMR achieves ITU-T G.8262 EEC Option 1 and Option 2 compliance through its fourth-generation DSPLL architecture, which provides <90 fs rms jitter, digitally programmable loop bandwidth (0.1 Hz–4 kHz), and robust holdover with up to 120 seconds of frequency history averaging. These features collectively ensure phase noise and wander performance within EEC mask limits under locked, freerun, and holdover conditions - verified per Skyworks' characterization data in the Si5345/44/42 Rev D datasheet.

Can SI5342D-B05043-GMR perform hitless switching between unrelated input frequencies?

No, SI5342D-B05043-GMR supports hitless switching only between input clocks with a fixed fractional relationship (e.g., 155.52 MHz and 622.08 MHz). For unrelated or plesiochronous inputs (e.g., ±500 ppm offset), it uses glitchless switching with controlled pull-in via DSPLL or Fastlock bandwidth - ensuring no output phase discontinuity but not eliminating transient frequency deviation. Hitless operation requires prior knowledge of the phase relationship and is enabled via register configuration.

What serial interface options does SI5342D-B05043-GMR support?

SI5342D-B05043-GMR supports both I²C (SCL/SDA) and SPI (SCLK/SDIO/CSb) serial interfaces for configuration, status monitoring, and NVM programming. I²C is the default and most commonly used interface, compatible with Skyworks' ClockBuilder Pro software. SPI is available as an alternative for systems requiring faster register access or deterministic timing - both interfaces allow full read/write access to all configuration registers and support in-circuit programming of the on-chip OTP memory.

SI5342D-B05043-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: *

Package/Case:: -

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Type:: -

PLL:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Divider/Multiplier:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: -

Grade:: -

Qualification:: -

Supplier Device Package:: -

SI5342D-B05043-GMR FAQ

1.How can I place an order for SI5342D-B05043-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5342D-B05043-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5342D-B05043-GMR reliable?

The price and inventory of SI5342D-B05043-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5342D-B05043-GMR is usually 5 days.

3.What payment methods are accepted for SI5342D-B05043-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5342D-B05043-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5342D-B05043-GMR?

SI5342D-B05043-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5342D-B05043-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5342D-B05043-GMR?

For technical support, including SI5342D-B05043-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5342D-B05043-GMR requirements.

6.How does Aetrix verify that SI5342D-B05043-GMR is sourced from the original manufacturer or authorized distributors?

All SI5342D-B05043-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5342D-B05043-GMR meets industry standards.

7.What is the process for return or replacement of SI5342D-B05043-GMR?

All SI5342D-B05043-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5342D-B05043-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5342D-B05043-GMR part is unused and in its original packaging.

Return procedure for SI5342D-B05043-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…