Skyworks Solutions Inc. SI5344A-B05359-GMR
- Part No.:
- SI5344A-B05359-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- -
- Datasheet:
-
SI5344A-B05359-GMR.pdf
- Description:
- IC CLK BUFFER PLL 44QFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,924
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5344A-B05359-GMR from Skyworks is a 4-input, 4-output jitter attenuating clock multiplier with fourth-generation DSPLL™ and MultiSynth™ architecture. It delivers ultra-low 90 fs rms jitter, supports differential input frequencies up to 750 MHz and differential outputs up to 1028 MHz, and operates across –40 to +85 °C for carrier-grade SyncE line cards requiring deterministic phase alignment and holdover stability.
For engineers reviewing the SI5344A-B05359-GMR datasheet, SI5344A-B05359-GMR pinout, SI5344A-B05359-GMR application, or SI5344A-B05359-GMR equivalent, key selection criteria include G.8262 EEC Option 1/2 compliance, programmable jitter attenuation bandwidth (0.1 Hz–4 kHz), hitless/ramped input switching, DCO mode with 0.001 ppb step size, and support for LVDS/LVPECL/LVCMOS/CML/HCSL output formats with independent supply pins.
Technical Context
The SI5344A-B05359-GMR implements a digitally controlled DSPLL with fully integrated loop filter and programmable loop bandwidth (0.1 Hz–4 kHz), enabling precise jitter filtering without external components. Its MultiSynth dividers support both integer and fractional synthesis, allowing any-output-frequency generation from any-input-frequency while maintaining sub-100-fs jitter performance.
It features four configurable clock inputs (IN0–IN3), automatic/manual hitless input switching, status monitoring (LOS/OOF/LOL), and zero-delay mode with FB_IN on IN3. The device uses in-circuit programmable OTP NVM and supports I²C/SPI control with ClockBuilder Pro™ configuration software.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Jitter (rms) | 90 fs - meets stringent ITU-T G.8262 EEC Option 1 & 2 requirements for SyncE applications |
| Input frequency range | Differential: 8 kHz–750 MHz; LVCMOS: 8 kHz–250 MHz - supports legacy and high-speed network timing references |
| Output frequency range | Differential: 100 Hz–1028 MHz; LVCMOS: 100 Hz–250 MHz - covers SONET/SDH, Ethernet, and broadcast video rates |
| Jitter attenuation BW | 0.1 Hz–4 kHz - digitally programmable for optimal noise rejection per application profile |
| Supply voltages | VDD = 1.8 V ±5%; VDDA = 3.3 V ±5%; independent output supplies at 1.8/2.5/3.3 V - enables mixed-signal board integration |
| Operating temperature | –40 to +85 °C - qualified for industrial and telecom infrastructure environments |
| Crystal reference | 25–54 MHz external XTAL - integrated loading capacitors eliminate external CL, reducing layout sensitivity |
Pinout & Package
SI5344A-B05359-GMR is housed in a 44-pin QFN package (7 × 7 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments follow Skyworks' standardized Si5344 pinout for signal integrity and thermal management in high-density timing designs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN0–IN3 | Input clock terminals | Configurable as differential or LVCMOS; support gapped clock locking and hitless switching between fractionally related sources |
| OUT0–OUT3 | Differential output drivers | Programmable format (LVDS/LVPECL/CML/HCSL) and common-mode voltage; independent supply pins enable mixed-voltage routing |
| XA/XB | Crystal oscillator interface | Accepts 25–54 MHz fundamental-mode crystal; internal load caps eliminate external tuning components |
| IN_SEL[1:0] | Manual input selection control | Selects active input (IN0–IN3) via GPIO; default behavior unless overridden by register configuration |
| RSTb | Hardware reset input | Active-low asynchronous reset that reloads NVM configuration and reinitializes DSPLL state machine |
| INTRb | Interrupt output | Open-drain flag indicating LOS/OOF/LOL events; enables real-time fault monitoring without polling |
Key Features
| Feature | Design Value |
|---|---|
| DSPLL with integrated loop filter | Eliminates discrete RC networks and associated noise coupling risks in high-jitter-sensitive systems |
| Hitless & ramped input switching | Prevents phase transients during clock source failover - critical for OTN muxponders and SyncE switches |
| G.8262 EEC Option 1/2 compliance | Validated for Carrier Ethernet deployment without additional wander compensation circuitry |
| DCO mode (0.001 ppb step) | Enables fine-grained frequency adjustment for packet network synchronization and PTP slave applications |
| In-circuit programmable OTP NVM | Guarantees known power-up state; eliminates boot-time configuration delays in carrier-grade systems |
Applications
| OTN Muxponders | SyncE Line Cards |
|---|---|
Use Scenario: Aggregating multiple client-side 10G/100G signals into a single OTN frame with strict jitter accumulation limits. IC Role / Device Role / Timing Role: Jitter attenuator and multi-rate clock multiplier generating clean, phase-aligned clocks for SerDes, FEC, and framing logic. Use Value: 90 fs rms jitter ensures OTU4/OTU3 compliance under worst-case cascaded timing scenarios. | Use Scenario: Providing primary and backup timing for IEEE 1588 boundary clocks and SyncE-aware switches in metro aggregation nodes. IC Role / Device Role / Timing Role: Holdover-stable jitter cleaner with EEC Option 2 compliance, synchronized to BITS or PRC references. Use Value: Programmable 0.1 Hz loop bandwidth and 120-second holdover history buffer maintain <±0.01 ppm accuracy for >24 hours after reference loss. |
| Broadcast Video Gear | Test & Measurement |
Use Scenario: Genlock and frame-sync distribution across SDI routers, converters, and IP-based media gateways operating at 27 MHz, 74.25 MHz, and 148.5 MHz. IC Role / Device Role / Timing Role: Any-frequency clock synthesizer generating exact SMPTE-compliant rates from a single crystal reference. Use Value: Fractional MultiSynth enables exact 74.25 MHz (1080p60) and 148.5 MHz (4Kp60) without external VCXOs or PLLs. | Use Scenario: Reference clock source in high-resolution oscilloscopes and bit-error-rate testers requiring ultra-low phase noise and fast lock acquisition. IC Role / Device Role / Timing Role: Low-jitter master oscillator with FastLock feature and glitchless on-the-fly frequency changes. Use Value: FastLock bandwidth (100 Hz–4 kHz) reduces lock time from seconds to milliseconds during automated test sequences. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar jitter attenuator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5344A-D-GM1 | Same 44-QFN package and pinout; factory-configured with fixed NVM image (no field reprogramming) | Targeted for high-volume production where configuration is finalized pre-deployment | Choose when design freeze is complete and field updates are unnecessary |
| LMK04832RHAR | 2-input/14-output; dual-loop architecture; higher power; no integrated crystal oscillator | Requires external TCXO/OCXO; suited for lab-grade instrumentation over telecom holdover | Choose when >10 outputs or dual-loop redundancy is required, and external reference is acceptable |
Compared with SI5344A-B05359-GMR, Si5344A-D-GM1 offers identical timing performance but lacks field-programmability, while LMK04832RHAR provides greater output count and dual-loop robustness at the cost of higher BOM complexity and no integrated crystal interface.
Availability
SI5344A-B05359-GMR is available at Aetrix Electronics and suitable for OTN muxponders, SyncE line cards, broadcast video infrastructure, and test equipment requiring stable component supply, long-term lifecycle support, and guaranteed G.8262 compliance.
Supply support for SI5344A-B05359-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for communications, automotive, and industrial markets.
The Si5344 is part of Skyworks' Any-Frequency Timing portfolio, engineered specifically for carrier-class jitter attenuation and clock multiplication in SyncE, OTN, and broadcast infrastructure where ultra-low jitter and holdover stability are non-negotiable.
FAQ
What is the primary function of the SI5344A-B05359-GMR in a timing system?
The SI5344A-B05359-GMR functions as a jitter-attenuating clock multiplier that cleans and regenerates high-frequency clock signals using a fourth-generation DSPLL™ architecture. It accepts up to four input clocks, selects among them with hitless or ramped switching, and generates four low-jitter output clocks - all programmable to arbitrary frequencies. Its 90 fs rms jitter and G.8262 EEC Option 1/2 compliance make it ideal for SyncE and OTN applications where phase integrity is critical. SI5344A-B05359-GMR achieves this with integrated loop filtering and in-circuit programmable NVM.
Does the SI5344A-B05359-GMR support both integer and fractional frequency synthesis?
Yes, the SI5344A-B05359-GMR supports both integer and fractional synthesis modes via its MultiSynth™ engine. This allows generation of exact output frequencies - such as 74.25 MHz for SMPTE 292/425 or 156.25 MHz for Ethernet - from any input frequency, including non-integer-related sources. The fractional capability is confirmed in Skyworks' Ordering Guide for Si5344A-D-GM1/GM2 variants and applies directly to SI5344A-B05359-GMR as a member of the same Si5344A family with full feature set enabled.
What crystal frequency range is recommended for optimal jitter performance with the SI5344A-B05359-GMR?
Skyworks recommends a 48–54 MHz fundamental-mode crystal for optimal jitter performance with the SI5344A-B05359-GMR. While the device supports 25–54 MHz crystals per datasheet specifications, the 48–54 MHz range delivers lowest integrated phase jitter due to improved VCO noise floor and reduced close-in phase noise. The device integrates load capacitance, eliminating external CL components and simplifying PCB layout. SI5344A-B05359-GMR uses this crystal as its free-run and holdover reference, directly impacting long-term stability.
Can the SI5344A-B05359-GMR operate in holdover mode, and how long does it maintain accuracy?
Yes, the SI5344A-B05359-GMR automatically enters holdover mode upon loss of all valid input clocks. It stores up to 120 seconds of historical frequency data and calculates an averaged holdover frequency from a programmable window within that history. Accuracy during holdover depends on the external crystal: with a ±0.5 ppm 50 MHz crystal, SI5344A-B05359-GMR maintains better than ±1 ppm accuracy for >24 hours. The holdover exit can be ramped to avoid phase transients - a feature confirmed in the Functional Description section of the Rev D datasheet.
Is the SI5344A-B05359-GMR pin-compatible with other Si5344 variants like Si5344A-D-GM1?
Yes, the SI5344A-B05359-GMR is pin-compatible with all Si5344A-D-xM1/M2 variants in the 44-QFN 7×7 mm package, including Si5344A-D-GM1. Pin assignments, power domains, and signal definitions match exactly per Skyworks' Package Outline documentation (Section 10.2). Differences lie only in factory programming: SI5344A-B05359-GMR contains a custom preprogrammed NVM image (B05359), whereas Si5344A-D-GM1 is blank and requires field programming. SI5344A-B05359-GMR retains full I²C/SPI configurability post-deployment.
SI5344A-B05359-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5344A-B05359-GMR FAQ
1.How can I place an order for SI5344A-B05359-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5344A-B05359-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5344A-B05359-GMR reliable?
The price and inventory of SI5344A-B05359-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5344A-B05359-GMR is usually 5 days.
3.What payment methods are accepted for SI5344A-B05359-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5344A-B05359-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5344A-B05359-GMR?
SI5344A-B05359-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5344A-B05359-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5344A-B05359-GMR?
For technical support, including SI5344A-B05359-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5344A-B05359-GMR requirements.
6.How does Aetrix verify that SI5344A-B05359-GMR is sourced from the original manufacturer or authorized distributors?
All SI5344A-B05359-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5344A-B05359-GMR meets industry standards.
7.What is the process for return or replacement of SI5344A-B05359-GMR?
All SI5344A-B05359-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5344A-B05359-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5344A-B05359-GMR part is unused and in its original packaging.
Return procedure for SI5344A-B05359-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5344A-B05359-GMR Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

