Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5344A-B06230-GMR

Name: SI5344A-B06230-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5344A-B06230-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5344A-B06230-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: -

Datasheet:: SI5344A-B06230-GMR.pdf

Description:: IC CLK BUFFER PLL 44QFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,416

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5344A-B06230-GMR from Skyworks is a 4-input, 4-output jitter attenuating clock multiplier with fourth-generation DSPLL™ and MultiSynth™ architecture. It delivers ultra-low 90 fs rms jitter, supports differential (8 kHz–750 MHz) and LVCMOS (8 kHz–250 MHz) inputs, and generates programmable outputs up to 1028 MHz across LVDS/LVPECL/CML/HCSL/LVCMOS formats - deployed in SyncE-compliant carrier Ethernet switches and OTN transponders.

For engineers reviewing the SI5344A-B06230-GMR datasheet, SI5344A-B06230-GMR pinout, SI5344A-B06230-GMR application, or SI5344A-B06230-GMR equivalent, key selection criteria include its G.8262 EEC Option 1/2 compliance, digitally programmable jitter attenuation bandwidth (0.1 Hz–4 kHz), integrated loop filter, hitless/ramped/glitchless input switching, and factory-programmable NVM configuration for deterministic power-up behavior.

Technical Context

The SI5344A-B06230-GMR implements a fourth-generation DSPLL with fractional input dividers (P), high-resolution MultiSynth output dividers (N), and integer output dividers (R), enabling any-frequency synthesis from any input. Its fully integrated loop filter eliminates external component sensitivity, while digital bandwidth control (0.1 Hz–4 kHz) allows application-specific jitter filtering without analog tuning.

It operates in freerun, locked, holdover, and zero-delay modes, with automatic/manual input switching, status monitoring (LOS/OOF/LOL), and DCO mode offering 0.001 ppb step resolution. Input qualification supports gapped clocks, and output crosspoint routing enables flexible frequency-to-pin assignment independent of physical input source.

Key Specifications

Parameter	Value and Actual Design Meaning
Jitter (rms)	90 fs - meets stringent ITU-T G.8262 EEC Option 1/2 requirements for SyncE line cards
Input range (diff)	8 kHz–750 MHz - accepts SONET/SDH, Ethernet, and broadcast video reference clocks
Output range (diff)	100 Hz–1028 MHz - covers 1G/10G/100G Ethernet, OTN, and CPRI frequencies
Jitter BW	0.1 Hz–4 kHz - digitally selectable to optimize phase noise vs. wander rejection per application
Supply voltages	VDD = 1.8 V ±5%, VDDA = 3.3 V ±5% - supports low-power system integration with independent output supply pins
Temp range	–40 °C to +85 °C - qualified for industrial and telecom infrastructure environments
Package	44-QFN 7×7 mm - surface-mount compatible with standard PCB assembly and thermal management

Pinout & Package

The SI5344A-B06230-GMR is housed in a 44-pin QFN package (7 mm × 7 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per Skyworks Si5344 Rev D datasheet Section 9 (Pin Descriptions).

Pin/Terminal	Circuit Role	Design Meaning
IN0–IN3	Differential/LVCMOS input	Four configurable clock inputs supporting automatic/manual selection, gapped clock lock, and hitless switching
OUT0–OUT3	Programmable output	Four independently configurable outputs supporting LVDS/LVPECL/CML/HCSL/LVCMOS with amplitude and common-mode control
XA/XB	Crytal oscillator interface	Connects 25–54 MHz crystal; internal load caps eliminate external components and reduce noise coupling
SCL/SDA	I²C serial interface	Two-wire bus for configuration, status readback, and NVM programming without requiring SPI hardware
INTRb	Interrupt output	Active-low open-drain flag signaling LOS, OOF, or LOL events for real-time fault monitoring
RSTb	Hardware reset	Asynchronous active-low pin initiating full initialization and NVM register reload

Key Features

Feature	Design Value
Any-frequency synthesis	Generates arbitrary output frequencies from any input via fractional P/N/R dividers - eliminates need for multiple fixed-ratio PLLs
Integrated loop filter	On-chip analog filter removes external passive components, reducing layout sensitivity and board area by >30% vs. discrete solutions
Hitless input switching	Preserves output phase continuity when switching between fractionally related inputs - critical for hitless protection switching in telecom
G.8262 compliance	Fully meets EEC Option 1 and Option 2 specs for Synchronous Ethernet - validated for deployment in carrier-grade timing equipment
In-circuit NVM	Non-volatile OTP memory retains user configuration across power cycles - ensures deterministic startup without host processor intervention

Applications

Carrier Ethernet Switching	OTN Transponder Timing
Use Scenario: Line-card timing in multi-terabit carrier Ethernet switches requiring strict SyncE compliance and redundancy. IC Role / Device Role / Timing Role: Jitter attenuator and clock multiplier providing clean, phase-aligned 100 MHz/156.25 MHz/312.5 MHz outputs from recovered line references. Use Value: Enables G.8262 EEC Option 2 compliance with <90 fs rms jitter, supporting 100G+ transport without timing-induced BER degradation.	Use Scenario: Clock conditioning in 100G/400G OTN muxponders where multiple client interfaces require synchronized, low-jitter clocks. IC Role / Device Role / Timing Role: Central jitter cleaner generating independent 155.52 MHz, 622.08 MHz, and 1.244 Gbps clocks from a single OC-192 reference. Use Value: Eliminates inter-channel skew and jitter accumulation across parallel OTN paths, maintaining OTU-4/OTU-4e frame alignment integrity.
Broadcast Video Sync	Test & Measurement Reference
Use Scenario: Genlock and frame-sync distribution in SMPTE ST 2059–2 compliant IP video routers and production switchers. IC Role / Device Role / Timing Role: Precision clock multiplier converting GPSDO or atomic reference into multiple video-rate clocks (27 MHz, 74.25 MHz, 148.5 MHz). Use Value: Delivers sub-100 fs jitter required for uncompressed 4K/8K video transport, preventing lip-sync drift and packet loss in ST 2110 flows.	Use Scenario: Low-noise clock source in high-resolution oscilloscopes, bit-error-rate testers, and signal analyzers. IC Role / Device Role / Timing Role: Ultra-low-jitter reference generator replacing traditional OCXOs in instrument backplanes. Use Value: Provides 90 fs rms jitter at 1 GHz - 3× lower than typical OCXO-based solutions - enabling <1 ps time-interval measurement resolution.

Carrier Ethernet Switching

OTN Transponder Timing

Use Scenario: Line-card timing in multi-terabit carrier Ethernet switches requiring strict SyncE compliance and redundancy.

IC Role / Device Role / Timing Role: Jitter attenuator and clock multiplier providing clean, phase-aligned 100 MHz/156.25 MHz/312.5 MHz outputs from recovered line references.

Use Value: Enables G.8262 EEC Option 2 compliance with <90 fs rms jitter, supporting 100G+ transport without timing-induced BER degradation.

Use Scenario: Clock conditioning in 100G/400G OTN muxponders where multiple client interfaces require synchronized, low-jitter clocks.

IC Role / Device Role / Timing Role: Central jitter cleaner generating independent 155.52 MHz, 622.08 MHz, and 1.244 Gbps clocks from a single OC-192 reference.

Use Value: Eliminates inter-channel skew and jitter accumulation across parallel OTN paths, maintaining OTU-4/OTU-4e frame alignment integrity.

Broadcast Video Sync

Test & Measurement Reference

Use Scenario: Genlock and frame-sync distribution in SMPTE ST 2059–2 compliant IP video routers and production switchers.

IC Role / Device Role / Timing Role: Precision clock multiplier converting GPSDO or atomic reference into multiple video-rate clocks (27 MHz, 74.25 MHz, 148.5 MHz).

Use Value: Delivers sub-100 fs jitter required for uncompressed 4K/8K video transport, preventing lip-sync drift and packet loss in ST 2110 flows.

Use Scenario: Low-noise clock source in high-resolution oscilloscopes, bit-error-rate testers, and signal analyzers.

IC Role / Device Role / Timing Role: Ultra-low-jitter reference generator replacing traditional OCXOs in instrument backplanes.

Use Value: Provides 90 fs rms jitter at 1 GHz - 3× lower than typical OCXO-based solutions - enabling <1 ps time-interval measurement resolution.

Equivalent & Alternatives

The following parts are listed as comparable options for similar jitter attenuator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5344A-D-GM1	Same silicon, 44-QFN package, but factory-configured with default NVM image - no preloaded custom frequency plan	Requires post-manufacture programming via ClockBuilder Pro; lacks BOM-ready configuration out-of-box	Select when design requires flexibility to reprogram in-system or when custom timing plans evolve post-deployment
LMK04832ISQE/NOPB	TI dual-loop jitter cleaner; higher power (1.2 W), larger 64-QFN package, supports JESD204B SYSREF but lacks DCO mode	Better suited for RF sampling systems needing deterministic latency; less optimized for SyncE holdover stability	Select when JESD204B deterministic delay or multi-device synchronization via TICS Pro is required over G.8262 compliance

Compared with Si5344A-D-GM1, SI5344A-B06230-GMR offers guaranteed factory-loaded configuration for immediate deployment, while versus LMK04832ISQE/NOPB, it delivers lower jitter (90 fs vs. 110 fs), smaller footprint, and superior holdover performance - making it optimal for space-constrained, telecom-grade timing applications.

Availability

SI5344A-B06230-GMR is available at Aetrix Electronics and suitable for carrier Ethernet switches, OTN transponders, broadcast video infrastructure, and test equipment requiring stable component supply, long-term lifecycle support, and guaranteed factory-programmed configurations.

Supply support for SI5344A-B06230-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for communications, automotive, and industrial markets.

The Si5344 family is designed specifically for high-performance jitter attenuation and any-frequency clock multiplication in telecom infrastructure, meeting ITU-T G.8262 SyncE and IEEE 1588 boundary clock timing requirements.

FAQ

What is the primary function of the SI5344A-B06230-GMR in a timing system?

The SI5344A-B06230-GMR serves as a jitter attenuating clock multiplier that cleans and regenerates timing signals from noisy or unstable sources. It uses a fourth-generation DSPLL to suppress input jitter while multiplying frequencies to generate multiple precise, low-jitter outputs - essential for maintaining signal integrity in SyncE, OTN, and broadcast video systems. The SI5344A-B06230-GMR achieves this with 90 fs rms jitter and programmable loop bandwidth.

Does the SI5344A-B06230-GMR require external loop filter components?

No, the SI5344A-B06230-GMR integrates the entire loop filter on-die, eliminating external resistors and capacitors. This reduces PCB area, improves noise immunity, and removes sensitivity to layout parasitics. The SI5344A-B06230-GMR's fully integrated architecture ensures consistent jitter attenuation performance across temperature and voltage variations without manual tuning.

How does the SI5344A-B06230-GMR support G.8262 Synchronous Ethernet compliance?

The SI5344A-B06230-GMR meets both EEC Option 1 and Option 2 specifications per ITU-T G.8262 through its ultra-low 90 fs rms jitter, programmable jitter attenuation bandwidth (0.1 Hz–4 kHz), and robust holdover performance using averaged historical frequency data. The SI5344A-B06230-GMR maintains phase continuity during input switching and provides status flags (LOL, LOS, OOF) required for SyncE network monitoring and protection switching.

Can the SI5344A-B06230-GMR operate without an external crystal?

No - the SI5344A-B06230-GMR requires a 25–54 MHz crystal connected to XA/XB pins to provide the stable reference for freerun and holdover modes. While it can accept an external REFCLK instead, the crystal option is recommended for optimal jitter performance. The SI5344A-B06230-GMR includes internal load capacitors, so no external C-L components are needed for crystal operation.

What interface options are supported for configuring the SI5344A-B06230-GMR?

The SI5344A-B06230-GMR supports both I²C (SCL/SDA) and SPI serial interfaces for register access, status monitoring, and NVM programming. I²C is commonly used for simpler host interfaces due to its two-wire requirement, while SPI offers faster configuration throughput. The SI5344A-B06230-GMR's ClockBuilder Pro software generates complete configuration files compatible with either interface, and factory preprogramming eliminates runtime dependency.

SI5344A-B06230-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: *

Package/Case:: -

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Programmable:: Not Verified

Type:: -

PLL:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Divider/Multiplier:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: -

Grade:: -

Qualification:: -

Supplier Device Package:: -

SI5344A-B06230-GMR FAQ

1.How can I place an order for SI5344A-B06230-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5344A-B06230-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5344A-B06230-GMR reliable?

The price and inventory of SI5344A-B06230-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5344A-B06230-GMR is usually 5 days.

3.What payment methods are accepted for SI5344A-B06230-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5344A-B06230-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5344A-B06230-GMR?

SI5344A-B06230-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5344A-B06230-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5344A-B06230-GMR?

For technical support, including SI5344A-B06230-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5344A-B06230-GMR requirements.

6.How does Aetrix verify that SI5344A-B06230-GMR is sourced from the original manufacturer or authorized distributors?

All SI5344A-B06230-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5344A-B06230-GMR meets industry standards.

7.What is the process for return or replacement of SI5344A-B06230-GMR?

All SI5344A-B06230-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5344A-B06230-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5344A-B06230-GMR part is unused and in its original packaging.

Return procedure for SI5344A-B06230-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…