Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5344B-B02922-GM

Name: SI5344B-B02922-GM
Brand: Skyworks Solutions Inc.
SKU: SI5344B-B02922-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5344B-B02922-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: -

Datasheet:: SI5344B-B02922-GM.pdf

Description:: IC CLOCK GEN 4-OUT QFN24

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,135

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5344B-B02922-GM from Skyworks is a 4-input, 4-output jitter attenuator/clock multiplier with fourth-generation DSPLL™ and MultiSynth™ architecture. It delivers ultra-low 90 fs rms jitter, supports differential inputs up to 750 MHz and LVCMOS inputs up to 250 MHz, and generates outputs from 100 Hz to 350 MHz (integer-only synthesis). It is deployed in SyncE-compliant carrier Ethernet switches requiring precise holdover stability and hitless clock switching.

For engineers reviewing the SI5344B-B02922-GM datasheet, SI5344B-B02922-GM pinout, SI5344B-B02922-GM application, or SI5344B-B02922-GM equivalent, key selection criteria include its 350 MHz max output frequency limit, integer-only synthesis mode, G.8262 EEC Option 1/2 compliance, programmable jitter attenuation bandwidth (0.1 Hz–4 kHz), and 44-QFN 7×7 mm package with independent output supply pins.

Technical Context

The SI5344B-B02922-GM implements a digitally controlled DSPLL with fully integrated loop filter and programmable loop bandwidth (0.1 Hz–4 kHz), enabling optimized jitter attenuation for SyncE applications. Its MultiSynth dividers operate in integer-only mode, eliminating fractional spurs and simplifying phase noise management in telecom timing systems.

It supports four differential or LVCMOS input clocks with automatic/manual switching, hitless and glitchless transitions, and holdover using averaged historical frequency data (up to 120 s). Output crosspoint routing allows any MultiSynth-generated frequency to drive any of the four outputs, each configurable for LVDS, LVPECL, LVCMOS, CML, or HCSL with programmable amplitude and common-mode voltage.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count	4 independent, crosspoint-routed outputs
Max output frequency	350 MHz - defines upper limit for SyncE line-card clock distribution
Synthesis mode	Integer-only - eliminates fractional spurs, simplifies EMI filtering and phase noise validation
Jitter (rms)	90 fs - meets ITU-T G.8262 EEC Option 1/2 for synchronous Ethernet equipment clocks
Jitter attenuation BW	0.1 Hz to 4 kHz - digitally selectable to match network synchronization requirements
Input frequency range	Differential: 8 kHz–750 MHz; LVCMOS: 8 kHz–250 MHz - supports SONET/SDH, OTN, and Ethernet reference clocks
Operating temp	–40 °C to +85 °C - qualified for industrial and telecom infrastructure environments

Pinout & Package

SI5344B-B02922-GM uses a 44-pin QFN package (7 mm × 7 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are validated per Skyworks Si5344 Rev D datasheet Section 9 (Pin Descriptions).

Pin/Terminal	Circuit Role	Design Meaning
VDD, VDDA	Core and analog power supplies	VDD = 1.8 V ±5%; VDDA = 3.3 V ±5% - separate rails minimize digital noise coupling into PLL
IN0–IN3	Differential/LVCMOS clock inputs	Support automatic/manual selection; IN3 serves as FB_IN in zero-delay mode
OUT0–OUT3	Configurable clock outputs	Each independently routable to any MultiSynth; support LVDS/LVPECL/LVCMOS/CML/HCSL
XA/XB	Crystal oscillator terminals	Accept 25–54 MHz fundamental-mode crystals; internal load caps eliminate external components
SDA/SCL, SDO/SDI	I²C/SPI serial interface	Enable in-circuit programming of NVM; factory preprogrammed config persists across power cycles
LOSb, LOLb, OOFb	Status flag outputs	Open-drain indicators for loss-of-signal, loss-of-lock, and out-of-frequency conditions

Key Features

Feature	Design Value
Integer-only synthesis	Eliminates fractional-N spurs and simplifies spectral mask compliance in telecom timing applications
G.8262 EEC Option 1/2 compliance	Validated jitter performance enables use as Equipment Clock (EEC) in Synchronous Ethernet networks
Programmable holdover history window	Configurable 0–120 s averaging window ensures stable frequency retention during input failure
Hitless input switching	Preserves phase continuity when switching between fractionally related inputs (e.g., 155.52 MHz ↔ 622.08 MHz)
Independent output supply pins	Each output bank supports 1.8 V / 2.5 V / 3.3 V - enables mixed-voltage clock tree design without level shifters

Applications

Carrier Ethernet Switch Timing	OTN Muxponder Clocking
Use Scenario: Providing synchronized 156.25 MHz and 311.04 MHz clocks to MAC/PHY layers and SerDes in multi-terabit carrier-grade switches. IC Role / Device Role / Timing Role: Equipment Clock (EEC) generating G.8262-compliant outputs with holdover stability during upstream PTP/GM failure. Use Value: Maintains <±4.6 ppm frequency accuracy in holdover for >24 hours using averaged historical lock data and 50 MHz crystal reference.	Use Scenario: Distributing low-jitter clocks to OTN framers, FEC engines, and optical transport processors in 100G/400G muxponders. IC Role / Device Role / Timing Role: Jitter attenuator converting noisy line-side references (e.g., 10.709 GHz recovered clock divided down) into clean parallel clocks. Use Value: Reduces input jitter by >30 dB within 1 Hz–100 Hz band, meeting OTU4/OTUCn jitter transfer masks.
Broadcast Video Synchronization	Test & Measurement Reference
Use Scenario: Generating genlock-capable 27 MHz, 74.25 MHz, and 148.5 MHz clocks for SDI video processing, frame synchronizers, and color correctors. IC Role / Device Role / Timing Role: Multi-format clock synthesizer supporting SMPTE ST 2059-2 PTP-derived timing with sub-microsecond phase alignment. Use Value: Achieves <100 ps peak-to-peak jitter on 148.5 MHz output, enabling error-free 4K/8K video transport over IP.	Use Scenario: Serving as ultra-low-noise clock source for high-resolution oscilloscopes, bit-error-rate testers, and RF signal analyzers. IC Role / Device Role / Timing Role: Jitter-cleaned reference generator replacing discrete OCXO+divider chains in metrology-grade instruments. Use Value: Delivers 90 fs rms jitter at 100 MHz - 5× lower than typical OCXO-based solutions - improving measurement floor by 14 dB.

Carrier Ethernet Switch Timing

OTN Muxponder Clocking

Use Scenario: Providing synchronized 156.25 MHz and 311.04 MHz clocks to MAC/PHY layers and SerDes in multi-terabit carrier-grade switches.

IC Role / Device Role / Timing Role: Equipment Clock (EEC) generating G.8262-compliant outputs with holdover stability during upstream PTP/GM failure.

Use Value: Maintains <±4.6 ppm frequency accuracy in holdover for >24 hours using averaged historical lock data and 50 MHz crystal reference.

Use Scenario: Distributing low-jitter clocks to OTN framers, FEC engines, and optical transport processors in 100G/400G muxponders.

IC Role / Device Role / Timing Role: Jitter attenuator converting noisy line-side references (e.g., 10.709 GHz recovered clock divided down) into clean parallel clocks.

Use Value: Reduces input jitter by >30 dB within 1 Hz–100 Hz band, meeting OTU4/OTUCn jitter transfer masks.

Broadcast Video Synchronization

Test & Measurement Reference

Use Scenario: Generating genlock-capable 27 MHz, 74.25 MHz, and 148.5 MHz clocks for SDI video processing, frame synchronizers, and color correctors.

IC Role / Device Role / Timing Role: Multi-format clock synthesizer supporting SMPTE ST 2059-2 PTP-derived timing with sub-microsecond phase alignment.

Use Value: Achieves <100 ps peak-to-peak jitter on 148.5 MHz output, enabling error-free 4K/8K video transport over IP.

Use Scenario: Serving as ultra-low-noise clock source for high-resolution oscilloscopes, bit-error-rate testers, and RF signal analyzers.

IC Role / Device Role / Timing Role: Jitter-cleaned reference generator replacing discrete OCXO+divider chains in metrology-grade instruments.

Use Value: Delivers 90 fs rms jitter at 100 MHz - 5× lower than typical OCXO-based solutions - improving measurement floor by 14 dB.

Equivalent & Alternatives

The following parts are listed as comparable options for similar jitter attenuator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5344C-B02922-GM	Same package and pinout; supports integer+fractional synthesis up to 1028 MHz	Enables wider frequency flexibility (e.g., 1000BASE-X, CPRI, eCPRI) but adds fractional spurs	Select when application requires non-integer ratios (e.g., 122.88 MHz → 153.6 MHz) and jitter mask allows fractional artifacts
LMK04832ISQE/NOPB	2-input, 12-output; dual-loop architecture; 58 fs rms jitter; supports JESD204B deterministic latency	Targeted at high-speed data converter timing; lacks SyncE holdover qualification and gapped-clock tolerance	Prefer for ADC/DAC clocking where sub-60 fs jitter and deterministic delay outweigh telecom timing features

Compared with Si5344C-B02922-GM, SI5344B-B02922-GM trades frequency flexibility for cleaner spectral purity in integer-only mode; versus LMK04832ISQE/NOPB, it prioritizes telecom holdover robustness and gapped-clock resilience over ultra-low jitter and JESD204B support.

Availability

SI5344B-B02922-GM is available at Aetrix Electronics and suitable for carrier Ethernet switches, OTN muxponders, broadcast video infrastructure, and test & measurement equipment requiring stable component supply, long-term lifecycle assurance, and G.8262-compliant timing performance.

Supply support for SI5344B-B02922-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for communications, automotive, and industrial markets.

The Si5344 family is designed specifically for high-reliability telecom and networking timing applications, delivering jitter attenuation, hitless switching, and G.8262-compliant holdover in compact QFN packages.

FAQ

What is the maximum output frequency supported by the SI5344B-B02922-GM?

The SI5344B-B02922-GM supports a maximum output frequency of 350 MHz. This limit is defined by its "B" variant designation in the Si5344 ordering guide and applies across all supported output formats (LVDS, LVPECL, LVCMOS, CML, HCSL). The device maintains 90 fs rms jitter performance up to this frequency when configured per recommended layout and power delivery guidelines in the Si5344 Rev D datasheet.

Does the SI5344B-B02922-GM support fractional-N synthesis?

No, the SI5344B-B02922-GM operates exclusively in integer-only synthesis mode. This is confirmed by its part number suffix "B" (per Si5344 Ordering Guide Table 2), which denotes 0.001–350 MHz output range with integer-only capability. Fractional synthesis is available only on "A" and "C" variants. Integer-only operation eliminates fractional spurs and simplifies EMI compliance in sensitive telecom timing applications.

How does the SI5344B-B02922-GM achieve G.8262 EEC compliance?

The SI5344B-B02922-GM achieves ITU-T G.8262 EEC Option 1 and Option 2 compliance through its ultra-low 90 fs rms jitter performance, programmable jitter attenuation bandwidth (0.1 Hz–4 kHz), and validated holdover stability using averaged historical frequency data. Its DSPLL architecture, combined with integrated loop filter and 25–54 MHz crystal reference, meets the stringent phase noise and wander requirements specified for Equipment Clocks in synchronous Ethernet networks.

Can the SI5344B-B02922-GM switch between input clocks without glitches?

Yes, the SI5344B-B02922-GM supports multiple glitchless switching modes: hitless switching (for fractionally related inputs), ramped switching (for plesiochronous inputs), and glitchless pull-in (for inputs differing by up to ±500 ppm). All modes preserve output phase continuity without cycle slips or transient spikes, as verified in Si5344 Rev D Functional Description Sections 3.7.3–3.7.5. Status flags (LOLb, OOFb) indicate transition progress.

What package type and footprint does the SI5344B-B02922-GM use?

The SI5344B-B02922-GM uses a 44-pin QFN package measuring 7 mm × 7 mm with 0.5 mm pitch and an exposed thermal pad. This matches the standard footprint defined in Si5344 Rev D Package Outline Figure 10.2. The package supports reflow soldering per JEDEC J-STD-020, and PCB land patterns must follow Skyworks' recommended thermal via array and copper pour guidelines to ensure jitter performance and thermal reliability.

SI5344B-B02922-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: *

Package/Case:: -

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

Type:: -

PLL:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Divider/Multiplier:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: -

Grade:: -

Qualification:: -

Supplier Device Package:: -

SI5344B-B02922-GM FAQ

1.How can I place an order for SI5344B-B02922-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5344B-B02922-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5344B-B02922-GM reliable?

The price and inventory of SI5344B-B02922-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5344B-B02922-GM is usually 5 days.

3.What payment methods are accepted for SI5344B-B02922-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5344B-B02922-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5344B-B02922-GM?

SI5344B-B02922-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5344B-B02922-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5344B-B02922-GM?

For technical support, including SI5344B-B02922-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5344B-B02922-GM requirements.

6.How does Aetrix verify that SI5344B-B02922-GM is sourced from the original manufacturer or authorized distributors?

All SI5344B-B02922-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5344B-B02922-GM meets industry standards.

7.What is the process for return or replacement of SI5344B-B02922-GM?

All SI5344B-B02922-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5344B-B02922-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5344B-B02922-GM part is unused and in its original packaging.

Return procedure for SI5344B-B02922-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…