Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5344B-B03265-GMR

Name: SI5344B-B03265-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5344B-B03265-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5344B-B03265-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: -

Datasheet:: SI5344B-B03265-GMR.pdf

Description:: IC CLOCK GEN 4-OUT QFN24

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,644

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5344B-B03265-GMR from Skyworks is a 4-input, 4-output jitter attenuating clock multiplier with fourth-generation DSPLL™ and MultiSynth™ architecture. It delivers ultra-low 90 fs rms jitter, supports differential inputs up to 750 MHz and outputs up to 1028 MHz, and meets ITU-T G.8262 EEC Option 1/2 for Synchronous Ethernet. It is used in carrier-grade 10/40/100G line cards requiring deterministic phase alignment and holdover stability.

For engineers reviewing the SI5344B-B03265-GMR datasheet, SI5344B-B03265-GMR pinout, SI5344B-B03265-GMR application, or SI5344B-B03265-GMR equivalent, key selection criteria include its 0.1–4 kHz digitally programmable jitter attenuation bandwidth, hitless input switching capability, integrated loop filter, factory-programmable NVM configuration, and support for LVDS/LVPECL/LVCMOS/CML/HCSL output formats with independent supply voltage per output bank.

Technical Context

The SI5344B-B03265-GMR implements a fourth-generation DSPLL with fractional-N input dividers (P) and MultiSynth output dividers (N), enabling any-frequency synthesis from any input frequency. Its loop bandwidth is fully digital and configurable from 0.1 Hz to 4 kHz - critical for optimizing jitter filtering in SyncE applications where wander suppression below 10 Hz is required.

It operates across freerun, locked, holdover, and zero-delay modes, with automatic or manual input clock switching. The device uses an internal oscillator driven by a 25–54 MHz crystal (XA/XB) to maintain frequency accuracy during holdover, and supports glitchless on-the-fly output frequency changes via DCO mode with 0.001 ppb step resolution.

Key Specifications

Parameter	Value and Actual Design Meaning
Jitter (RMS)	90 fs rms - enables compliance with ITU-T G.8262 EEC Option 1/2 for SyncE line cards
Input Frequency Range	Differential: 8 kHz–750 MHz; LVCMOS: 8 kHz–250 MHz - supports legacy SONET/SDH and modern high-speed SerDes references
Output Frequency Range	Differential: 100 Hz–1028 MHz; LVCMOS: 100 Hz–250 MHz - covers Ethernet PHY clocks, PCIe Gen5, and CPRI/OBSAI rates
Jitter Attenuation BW	0.1 Hz–4 kHz, digitally programmable - allows precise trade-off between wander rejection and phase transient response
Crystal Reference	25–54 MHz external XTAL on XA/XB - eliminates discrete loop filter components and reduces board-level noise coupling
Supply Voltages	VDD = 1.8 V ±5%; VDDA = 3.3 V ±5%; independent output banks at 3.3/2.5/1.8 V - enables mixed-signal SoC interface without level shifters
Operating Temp	–40 °C to +85 °C - qualified for industrial and telecom infrastructure environments

Pinout & Package

The SI5344B-B03265-GMR is housed in a 44-pin QFN package (7 mm × 7 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per Skyworks Rev D datasheet Section 9 (Pin Descriptions).

Pin/Terminal	Circuit Role	Design Meaning
IN0–IN3	Differential or LVCMOS clock inputs	Supports automatic/manual switching between up to four reference sources; IN3 serves as FB_IN in zero-delay mode
OUT0–OUT3	Programmable differential/LVCMOS outputs	Each output independently configurable for format, amplitude, common-mode voltage, and enable/disable control
XA/XB	Crytal oscillator terminals	Accepts 25–54 MHz fundamental-mode crystal; internal load caps eliminate external capacitors
SCL/SDA	I²C serial interface	Two-wire bus for configuration, status monitoring, and NVM programming; supports hot-plug operation
INTRb	Interrupt output	Active-low open-drain flag indicating LOS, OOF, or LOL events - enables real-time fault detection without polling
RSTb	Hardware reset input	Asynchronous active-low pin triggering full initialization and NVM reload - ensures deterministic power-up state

Key Features

Feature	Design Value
Hitless input switching	Eliminates phase transients when switching between fractionally related clocks - essential for seamless failover in redundant timing architectures
Programmable holdover window	Stores up to 120 s of historical frequency data and computes averaged holdover frequency from user-defined time window - minimizes phase jump on input loss
Fastlock acquisition	Temporarily increases loop bandwidth (100 Hz–4 kHz) during lock acquisition - reduces time-to-lock from seconds to milliseconds without compromising steady-state jitter
Digital Controlled Oscillator (DCO)	Enables 0.001 ppb frequency tuning steps via FINC/FDEC pins or register writes - supports precise frequency alignment in test equipment and calibration systems
Glitchless output reconfiguration	Allows on-the-fly output format, divider, or amplitude changes without clock interruption - maintains system uptime during dynamic reconfiguration

Applications

OTN Muxponder Timing	SyncE Line Card
Use Scenario: Provides low-jitter clocking for OTN framers and mapping engines in metro DWDM systems with dual-reference redundancy. IC Role / Device Role / Timing Role: Jitter attenuator and frequency translator synchronizing client-side 10G/100G Ethernet to line-side OTU4/OTUCn rates while meeting G.709.1 mask requirements. Use Value: 90 fs rms jitter ensures <1e-12 BER under amplified spontaneous emission (ASE) noise; hitless switching preserves OTN frame alignment during reference switchover.	Use Scenario: Generates compliant EEC clocks for Carrier Ethernet switches supporting IEEE 1588v2 PTP boundary clocks and G.8262 SyncE distribution. IC Role / Device Role / Timing Role: Primary timing IC delivering multiple synchronized outputs (e.g., 125 MHz, 156.25 MHz, 312.5 MHz) from a single recovered SyncE reference. Use Value: Programmable 0.1 Hz loop bandwidth suppresses wander below 10 Hz; holdover stability ≤±4.6 ppm over 24 h satisfies G.8262 Option 2 spec.
Broadcast Video Sync	Test & Measurement Clock Source
Use Scenario: Distributes genlock-capable reference clocks across SDI routers, frame synchronizers, and IP media gateways in broadcast facilities. IC Role / Device Role / Timing Role: Jitter-cleaned master clock generator translating GPSDO or atomic reference into SMPTE ST 2059-2–compliant outputs (e.g., 27 MHz, 74.25 MHz, 148.5 MHz). Use Value: Ultra-low 90 fs rms jitter prevents video artifacts in 4K/8K UHD workflows; DCO mode enables fine-tuning to compensate for cable delay skew.	Use Scenario: Serves as programmable clock engine in high-precision signal analyzers, arbitrary waveform generators, and bit error rate testers. IC Role / Device Role / Timing Role: Multi-output jitter cleaner and synthesizer generating correlated stimulus and sampling clocks with sub-picosecond phase coherence. Use Value: Glitchless on-the-fly frequency changes allow dynamic sweep testing; independent output supplies prevent crosstalk between analog and digital subsystems.

OTN Muxponder Timing

SyncE Line Card

Use Scenario: Provides low-jitter clocking for OTN framers and mapping engines in metro DWDM systems with dual-reference redundancy.

IC Role / Device Role / Timing Role: Jitter attenuator and frequency translator synchronizing client-side 10G/100G Ethernet to line-side OTU4/OTUCn rates while meeting G.709.1 mask requirements.

Use Value: 90 fs rms jitter ensures <1e-12 BER under amplified spontaneous emission (ASE) noise; hitless switching preserves OTN frame alignment during reference switchover.

Use Scenario: Generates compliant EEC clocks for Carrier Ethernet switches supporting IEEE 1588v2 PTP boundary clocks and G.8262 SyncE distribution.

IC Role / Device Role / Timing Role: Primary timing IC delivering multiple synchronized outputs (e.g., 125 MHz, 156.25 MHz, 312.5 MHz) from a single recovered SyncE reference.

Use Value: Programmable 0.1 Hz loop bandwidth suppresses wander below 10 Hz; holdover stability ≤±4.6 ppm over 24 h satisfies G.8262 Option 2 spec.

Broadcast Video Sync

Test & Measurement Clock Source

Use Scenario: Distributes genlock-capable reference clocks across SDI routers, frame synchronizers, and IP media gateways in broadcast facilities.

IC Role / Device Role / Timing Role: Jitter-cleaned master clock generator translating GPSDO or atomic reference into SMPTE ST 2059-2–compliant outputs (e.g., 27 MHz, 74.25 MHz, 148.5 MHz).

Use Value: Ultra-low 90 fs rms jitter prevents video artifacts in 4K/8K UHD workflows; DCO mode enables fine-tuning to compensate for cable delay skew.

Use Scenario: Serves as programmable clock engine in high-precision signal analyzers, arbitrary waveform generators, and bit error rate testers.

IC Role / Device Role / Timing Role: Multi-output jitter cleaner and synthesizer generating correlated stimulus and sampling clocks with sub-picosecond phase coherence.

Use Value: Glitchless on-the-fly frequency changes allow dynamic sweep testing; independent output supplies prevent crosstalk between analog and digital subsystems.

Equivalent & Alternatives

The following parts are listed as comparable options for similar jitter attenuator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5344A-D-GM1	Same 4-in/4-out architecture but supports integer+fractional synthesis up to 1028 MHz; SI5344B-B03265-GMR is limited to ≤350 MHz output range	Required for applications needing >350 MHz outputs (e.g., PCIe Gen5 32 GT/s reference)	Select Si5344A-D-GM1 if output frequencies exceed 350 MHz; otherwise SI5344B-B03265-GMR offers identical jitter performance at lower cost
LMK04832RHAR	TI dual-loop jitter cleaner with 3.1 GHz max output; higher power (1.2 W vs. 0.55 W); no integrated crystal oscillator	Used in RF sampling and radar systems requiring >1 GHz outputs and ultra-low additive jitter (<30 fs)	Choose LMK04832RHAR only when >1 GHz outputs or sub-50 fs additive jitter are mandatory; SI5344B-B03265-GMR provides better integration and lower BOM count for telecom SyncE

Compared with Si5344A-D-GM1, SI5344B-B03265-GMR trades maximum output frequency for optimized cost and power in sub-350 MHz SyncE deployments; versus LMK04832RHAR, it delivers superior system-level integration via on-chip crystal oscillator and non-volatile configuration memory, reducing layout complexity and qualification effort.

Availability

SI5344B-B03265-GMR is available at Aetrix Electronics and suitable for OTN muxponders, Synchronous Ethernet line cards, and broadcast video infrastructure requiring stable component supply, long-term lifecycle assurance, and guaranteed traceability.

Supply support for SI5344B-B03265-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.

The SI5344B-B03265-GMR belongs to Skyworks' Si534x family of jitter-attenuating clock multipliers, designed specifically for carrier-class networking and timing-critical infrastructure where ultra-low jitter, holdover stability, and multi-standard compliance (G.8262, G.709, SMPTE ST 2059) are mandatory.

FAQ

What is the maximum output frequency supported by the SI5344B-B03265-GMR?

The SI5344B-B03265-GMR supports differential output frequencies up to 350 MHz and LVCMOS outputs up to 250 MHz. This limit is defined by its "B" variant designation in the Si5344 ordering guide and is verified in Skyworks' Rev D datasheet Table 2. Unlike the "A" variant, it does not support fractional synthesis above 350 MHz - making it optimized for SyncE, OTN, and broadcast video applications where those rates suffice.

Does the SI5344B-B03265-GMR require an external loop filter?

No, the SI5344B-B03265-GMR integrates the entire DSPLL loop filter on-die. This eliminates discrete passive components, reduces PCB area, and prevents noise coupling from board traces or nearby switching regulators - a key advantage over traditional PLL-based clock cleaners. The loop bandwidth remains digitally programmable from 0.1 Hz to 4 kHz without hardware changes.

How is the SI5344B-B03265-GMR configured for factory programming?

The SI5344B-B03265-GMR is preprogrammed using Skyworks' ClockBuilder Pro™ software, which generates a custom configuration file loaded into its on-chip one-time-programmable (OTP) NVM. The "B03265" suffix in the part number indicates a specific factory-programmed configuration - including input/output frequencies, loop bandwidth, holdover settings, and output formats - ensuring immediate operation after power-up without host intervention.

Can the SI5344B-B03265-GMR operate without an external crystal?

No - the SI5344B-B03265-GMR requires a 25–54 MHz fundamental-mode crystal connected to XA/XB pins to function in freerun or holdover mode. While it accepts an external REFCLK instead of a crystal, that mode disables internal load capacitors and demands strict AC-coupling and slew-rate compliance per Table 5.3. For optimal jitter and holdover stability, Skyworks recommends a 48–54 MHz crystal.

What fault monitoring features does the SI5344B-B03265-GMR provide?

The SI5344B-B03265-GMR provides comprehensive real-time monitoring via dedicated status flags: Loss of Signal (LOS) on each input, Out of Frequency (OOF) on selected inputs, and Loss of Lock (LOL) on the DSPLL. These are reported through the INTRb interrupt pin and readable via I²C/SPI registers - enabling rapid diagnostics in carrier-grade systems without continuous polling or external supervision circuitry.

SI5344B-B03265-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: *

Package/Case:: -

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Type:: -

PLL:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Divider/Multiplier:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: -

Grade:: -

Qualification:: -

Supplier Device Package:: -

SI5344B-B03265-GMR FAQ

1.How can I place an order for SI5344B-B03265-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5344B-B03265-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5344B-B03265-GMR reliable?

The price and inventory of SI5344B-B03265-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5344B-B03265-GMR is usually 5 days.

3.What payment methods are accepted for SI5344B-B03265-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5344B-B03265-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5344B-B03265-GMR?

SI5344B-B03265-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5344B-B03265-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5344B-B03265-GMR?

For technical support, including SI5344B-B03265-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5344B-B03265-GMR requirements.

6.How does Aetrix verify that SI5344B-B03265-GMR is sourced from the original manufacturer or authorized distributors?

All SI5344B-B03265-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5344B-B03265-GMR meets industry standards.

7.What is the process for return or replacement of SI5344B-B03265-GMR?

All SI5344B-B03265-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5344B-B03265-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5344B-B03265-GMR part is unused and in its original packaging.

Return procedure for SI5344B-B03265-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…