Skyworks Solutions Inc. SI5344B-B03743-GMR
- Part No.:
- SI5344B-B03743-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- -
- Datasheet:
-
SI5344B-B03743-GMR.pdf
- Description:
- IC CLOCK GEN 4-OUT QFN24
- Quantity:
- Payment:

- Shipping:

Inventory:3,396
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5344B-B03743-GMR from Skyworks is a 4-input, 4-output jitter attenuating clock multiplier with fourth-generation DSPLL™ and MultiSynth™ architecture. It delivers ultra-low 90 fs rms jitter, supports differential (8 kHz–750 MHz) and LVCMOS (8 kHz–250 MHz) inputs, and generates outputs from 100 Hz to 1028 MHz (differential) or 250 MHz (LVCMOS), meeting ITU-T G.8262 EEC Option 1/2 for Synchronous Ethernet in carrier-grade networking line cards.
For engineers reviewing the SI5344B-B03743-GMR datasheet, SI5344B-B03743-GMR pinout, SI5344B-B03743-GMR application, or SI5344B-B03743-GMR equivalent, key selection criteria include its 44-QFN 7×7 mm package, programmable jitter attenuation bandwidth (0.1 Hz–4 kHz), hitless/automatic input switching, integrated loop filter, and factory-programmed configuration for SyncE-compliant timing in OTN transponders and 10/40/100G line cards.
Technical Context
The SI5344B-B03743-GMR implements a digitally controlled DSPLL with fully integrated loop filter and programmable loop bandwidth (0.1 Hz–4 kHz), enabling precise jitter filtering and holdover stability. Its MultiSynth output dividers support integer and fractional synthesis, while the crosspoint switch routes any synthesized frequency to any of four outputs.
It operates in freerun, locked, holdover, and zero-delay modes; supports gapped clock locking; provides status monitoring (LOS/OOF/LOL); and enables glitchless on-the-fly frequency changes via I²C/SPI interface with on-chip NVM for power-up configuration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Jitter (rms) | 90 fs - meets stringent SyncE EEC Option 1/2 phase noise requirements for telecom infrastructure |
| Input range (diff) | 8 kHz–750 MHz - accepts common network reference clocks including SONET/SDH, SyncE, and OTN sources |
| Output range (diff) | 100 Hz–1028 MHz - covers Ethernet rates (1G/10G/100G), CPRI, and broadcast video timing |
| Jitter BW control | 0.1 Hz–4 kHz digital setting - allows application-level optimization between wander suppression and jitter attenuation |
| Supply voltages | VDD = 1.8 V ±5%, VDDA = 3.3 V ±5% - supports low-power, mixed-voltage system integration |
| Package | 44-QFN 7×7 mm - surface-mount compatible with high-density PCB layouts in line card applications |
| Temp range | –40 °C to +85 °C - qualified for industrial and telecom equipment operating environments |
Pinout & Package
The SI5344B-B03743-GMR is housed in a 44-pin QFN package (7 mm × 7 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per Skyworks Si5344 Rev D datasheet Section 9 (Pin Descriptions).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN0–IN3 | Differential/LVCMOS clock inputs | Four independent inputs supporting automatic/hitless switching; IN3 serves as FB_IN in zero-delay mode |
| OUT0–OUT3 | Configurable clock outputs | Each supports LVDS/LVPECL/LVCMOS/CML/HCSL with programmable amplitude and common-mode voltage |
| XA/XB | Crytal oscillator terminals | Accepts 25–54 MHz fundamental-mode crystal; internal load caps eliminate external components |
| SCL/SDA | I²C serial interface | Two-wire bus for configuration, status readback, and NVM programming without requiring SPI pins |
| INTRb | Interrupt output | Active-low open-drain flag indicating LOS, OOF, or LOL events for real-time fault monitoring |
Key Features
| Feature | Design Value |
|---|---|
| Any-frequency synthesis | Generates arbitrary output frequencies from any input using fractional P/N/R dividers - eliminates need for multiple discrete oscillators |
| Hitless input switching | Preserves output phase continuity when switching between fractionally related inputs - critical for hitless protection switching in telecom |
| Programmable holdover | Uses 120-second frequency history window to compute stable holdover frequency - minimizes phase disturbance during input failure |
| Integrated loop filter | On-chip analog filter eliminates external passive components and associated noise coupling - improves layout robustness and yield |
| Factory preprogrammed NVM | Power-up with known configuration (SI5344B-B03743-GMR is preconfigured for specific SyncE use case) - reduces system initialization complexity |
Applications
| OTN Transponders | Carrier Ethernet Switches |
|---|---|
Use Scenario: Timing recovery and distribution in 100G OTN muxponders where multiple client interfaces require synchronized, low-jitter clocks. IC Role / Device Role / Timing Role: Jitter attenuator and clock multiplier that cleans and multiplies recovered line-rate clocks for mapping into OTU4 frames. Use Value: 90 fs rms jitter ensures BER compliance under G.709 FEC constraints; 4-input flexibility supports diverse client clock sources (e.g., 10.3125 GHz, 10.709 GHz). | Use Scenario: Providing traceable, G.8262-compliant clocks across distributed switch fabric and packet processing modules. IC Role / Device Role / Timing Role: Primary timing IC delivering SyncE-compliant outputs to PHYs, MACs, and traffic managers. Use Value: Meets EEC Option 2 wander limits; programmable jitter BW enables optimization for both core switch backplane and edge port timing. |
| Broadcast Video Equipment | Test & Measurement Instruments |
Use Scenario: Genlock and frame-synchronized clock generation in 4K/8K video routers and converters requiring sub-100 fs jitter. IC Role / Device Role / Timing Role: Reference clock synthesizer generating SMPTE ST 2059-2–compliant 10 MHz, 27 MHz, and 74.25 MHz outputs from GPSDO or atomic references. Use Value: Ultra-low jitter preserves color fidelity and lip-sync accuracy; LVDS/LVPECL outputs drive long traces to multiple video processing ASICs. | Use Scenario: High-precision signal source synchronization in bit error rate testers (BERTs) and oscilloscopes requiring phase-coherent multi-channel clocks. IC Role / Device Role / Timing Role: Jitter-cleaned master clock generator distributing phase-aligned clocks to sampling ADCs, DACs, and pattern generators. Use Value: 90 fs rms jitter enables <1 LSB timing uncertainty at 12+ bit resolution; glitchless frequency change supports dynamic test sequence modulation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar jitter attenuator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5344A-D-GM1 | Same 4-in/4-out architecture but supports full 0.001–1028 MHz output range with integer+fractional synthesis; no factory preprogramming | Used where flexible post-production configuration is required instead of fixed SyncE profile | Select when design requires field reconfiguration or non-standard frequency plans beyond B03743 preset |
| LMK04832ISQE/NOPB | 3.15 GHz max output, dual-loop PLL, higher power consumption (1.2 W vs. ~0.65 W), different pinout and register map | Targeted at high-speed data converter timing with JESD204B support; lacks native SyncE EEC certification | Select for JESD204B subclass 1 systems needing deterministic latency, not for ITU-T G.8262–certified infrastructure |
Compared with SI5344B-B03743-GMR, Si5344A-D-GM1 offers broader synthesis flexibility but requires ClockBuilder Pro setup, while LMK04832 prioritizes ultra-high-frequency precision over telecom compliance - making SI5344B-B03743-GMR optimal for drop-in SyncE deployment with guaranteed jitter and wander performance.
Availability
SI5344B-B03743-GMR is available at Aetrix Electronics and suitable for OTN transponders, Carrier Ethernet switches, and broadcast video equipment requiring stable component supply, long-term lifecycle assurance, and prequalified SyncE timing performance.
Supply support for SI5344B-B03743-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for communications infrastructure, automotive, and industrial markets.
The Si5344 family is designed specifically for high-reliability, jitter-critical timing applications in telecom and networking equipment - delivering certified SyncE performance with minimal external components and factory-configurable operation.
FAQ
What is the primary function of the SI5344B-B03743-GMR in a telecom timing system?
The SI5344B-B03743-GMR serves as a jitter-attenuating clock multiplier that cleans incoming reference clocks (e.g., from SyncE or OTN line interfaces) and generates multiple low-jitter output clocks for downstream PHYs, MACs, and framer ICs. Its DSPLL architecture achieves 90 fs rms jitter and meets ITU-T G.8262 EEC Option 1/2 - making SI5344B-B03743-GMR essential for maintaining phase integrity in carrier-grade infrastructure where wander and jitter directly impact service-level agreements.
Does the SI5344B-B03743-GMR require external loop filter components?
No, the SI5344B-B03743-GMR integrates the entire analog loop filter on-die, eliminating discrete capacitors and resistors traditionally needed in PLL designs. This integration removes sensitivity to PCB layout parasitics and board-level noise coupling - a key reliability advantage in dense line cards. The SI5344B-B03743-GMR's fully integrated loop filter is confirmed in the Si5345/44/42 Rev D datasheet Section 1, and contributes directly to its specified 90 fs rms jitter performance.
How does the SI5344B-B03743-GMR handle input clock failures in a redundant timing architecture?
Upon loss of the active input clock, the SI5344B-B03743-GMR automatically enters holdover mode using up to 120 seconds of stored frequency history to compute a stable averaged holdover frequency. This minimizes phase step at switchover - critical for hitless protection. The SI5344B-B03743-GMR also supports automatic input selection with priority-based fallback and glitchless pull-in to new references, ensuring continuous timing integrity without service interruption.
Can the SI5344B-B03743-GMR generate both LVDS and LVCMOS outputs simultaneously?
Yes, the SI5344B-B03743-GMR supports independent configuration of each of its four outputs for LVDS, LVPECL, LVCMOS, CML, or HCSL signaling - including mixed-mode operation. Each output has programmable amplitude, common-mode voltage (for differential), and slew rate. This capability is explicitly documented in the Si5345/44/42 Rev D datasheet Section 3.9.2 and enables SI5344B-B03743-GMR to drive heterogeneous loads (e.g., FPGA banks, SerDes PHYs, and legacy logic) from a single device.
Is the SI5344B-B03743-GMR preprogrammed, and can its configuration be modified after deployment?
Yes, SI5344B-B03743-GMR is factory preprogrammed with a specific SyncE-compliant configuration stored in one-time-programmable (OTP) NVM, enabling immediate operation at power-up. While the OTP memory is not reprogrammable in-system, the device retains full I²C/SPI configurability for runtime adjustments (e.g., input switching, output enable/disable, status monitoring). ClockBuilder Pro software can generate custom configurations for alternative part numbers like Si5344A-D-GM1, but SI5344B-B03743-GMR's preset remains fixed per ordering code B03743.
SI5344B-B03743-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5344B-B03743-GMR FAQ
1.How can I place an order for SI5344B-B03743-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5344B-B03743-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5344B-B03743-GMR reliable?
The price and inventory of SI5344B-B03743-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5344B-B03743-GMR is usually 5 days.
3.What payment methods are accepted for SI5344B-B03743-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5344B-B03743-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5344B-B03743-GMR?
SI5344B-B03743-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5344B-B03743-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5344B-B03743-GMR?
For technical support, including SI5344B-B03743-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5344B-B03743-GMR requirements.
6.How does Aetrix verify that SI5344B-B03743-GMR is sourced from the original manufacturer or authorized distributors?
All SI5344B-B03743-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5344B-B03743-GMR meets industry standards.
7.What is the process for return or replacement of SI5344B-B03743-GMR?
All SI5344B-B03743-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5344B-B03743-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5344B-B03743-GMR part is unused and in its original packaging.
Return procedure for SI5344B-B03743-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5344B-B03743-GMR Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
