Skyworks Solutions Inc. SI5344B-B05370-GM
- Part No.:
- SI5344B-B05370-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- -
- Datasheet:
-
SI5344B-B05370-GM.pdf
- Description:
- IC CLOCK GEN 4-OUT QFN24
- Quantity:
- Payment:

- Shipping:

Inventory:1,984
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5344B-B05370-GM from Skyworks is a 4-input, 4-output jitter attenuator/clock multiplier with fourth-generation DSPLL™ and MultiSynth™ architecture. It delivers ultra-low 90 fs rms jitter, supports differential (8 kHz–750 MHz) and LVCMOS (8 kHz–250 MHz) inputs, and generates outputs from 100 Hz to 350 MHz with programmable jitter attenuation bandwidth (0.1 Hz–4 kHz). It is used in SyncE-compliant carrier Ethernet switches requiring precise holdover stability and hitless clock switching.
For engineers reviewing the SI5344B-B05370-GM datasheet, SI5344B-B05370-GM pinout, SI5344B-B05370-GM application, or SI5344B-B05370-GM equivalent, key selection criteria include its 350 MHz max output frequency limit (vs. 1028 MHz in Si5344A), G.8262 EEC Option 1/2 compliance, integrated loop filter, and factory-programmed configuration for immediate deployment in OTN line cards and 10/40 GbE systems.
Technical Context
The SI5344B-B05370-GM implements a digitally controlled DSPLL with fully integrated loop filter and programmable loop bandwidth (0.1 Hz–4 kHz), enabling optimized jitter attenuation for SyncE applications. Its MultiSynth dividers support integer-only synthesis up to 350 MHz, distinguishing it from fractional-capable variants like Si5344A.
It operates across freerun, locked, and holdover modes, with automatic input switching, glitchless frequency transitions, and ramped holdover exit using programmable slew rates (0.2–40,000 ppm/s). Input qualification includes LOS/OOF detection, and status monitoring is provided via INTRb pin and register flags.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count | 4 independent, configurable outputs with crosspoint routing |
| Max output frequency | 350 MHz - defines upper limit for SyncE EEC Option 2 line-rate clocking |
| Jitter (rms) | 90 fs - measured at 12 kHz–20 MHz offset; meets ITU-T G.8262 EEC Option 1/2 |
| Jitter attenuation BW | 0.1 Hz to 4 kHz - digitally programmable to match network timing requirements |
| Input range (diff) | 8 kHz to 750 MHz - supports SONET/SDH, SyncE, and gapped reference clocks |
| Core supply | VDD = 1.8 V ±5% - enables low-power operation in dense line-card designs |
| Temp range | –40 °C to +85 °C - qualified for industrial and telecom equipment environments |
Pinout & Package
SI5344B-B05370-GM uses a 44-pin QFN package (7 mm × 7 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per Skyworks Rev D datasheet Section 9 (Pin Descriptions).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN0–IN3 | Differential/LVCMOS clock inputs | Support automatic/manual switching; IN3 serves as FB_IN in zero-delay mode |
| OUT0–OUT3 | Configurable clock outputs | Programmable format (LVDS/LVPECL/LVCMOS/CML/HCSL) and amplitude |
| XA/XB | Crystal oscillator terminals | Accept 25–54 MHz fundamental-mode crystal; internal load caps eliminate external components |
| INTRb | Interrupt output | Open-drain flag for LOS, OOF, LOL, and other fault conditions |
| SCL/SDA | I²C serial interface | Two-wire control for configuration and status readback; supports hot-plug |
| RSTb | Hardware reset input | Active-low asynchronous reset; restores NVM-stored configuration on release |
Key Features
| Feature | Design Value |
|---|---|
| Hitless input switching | Eliminates phase transients when switching between fractionally related inputs (e.g., 155.52 MHz ↔ 622.08 MHz) |
| G.8262 SyncE compliance | Fully meets EEC Option 1 and 2 wander/jitter specs without external filtering |
| Integrated loop filter | Removes discrete RC components, reducing PCB area and noise coupling risk |
| In-circuit NVM programming | Factory preprogrammed SI5344B-B05370-GM powers up immediately with validated clock tree configuration |
| Ramped holdover exit | Linear frequency ramp (user-selectable rate) avoids phase jumps when recovering from input failure |
Applications
| Carrier Ethernet Switch | OTN Muxponder |
|---|---|
Use Scenario: Line card synchronizing to multiple PTP grandmasters and SyncE references in metro aggregation nodes. IC Role / Device Role / Timing Role: Jitter attenuator and clock multiplier providing clean, phase-aligned 156.25 MHz and 311.04 MHz outputs for SERDES and MAC interfaces. Use Value: 90 fs rms jitter ensures BER < 1e-12 in 100 GbE KR4 links; G.8262 compliance eliminates need for external wander filters. | Use Scenario: Aggregating 10G/40G client signals into OTU2/OTU3 frames with strict timing alignment. IC Role / Device Role / Timing Role: Clock regeneration and jitter cleanup of recovered client clocks before multiplexing. Use Value: Programmable 0.1 Hz loop bandwidth suppresses long-term wander from degraded input references while preserving short-term stability. |
| Broadcast Video Router | Test & Measurement Sync Source |
Use Scenario: Genlock distribution across SDI/HD-SDI/3G-SDI processing modules with frame-accurate timing. IC Role / Device Role / Timing Role: Reference clock synthesizer generating SMPTE ST 2059-2–compliant 27 MHz, 74.25 MHz, and 148.5 MHz outputs. Use Value: Ultra-low jitter prevents pixel errors and lip-sync drift; LVDS/LVPECL compatibility simplifies inter-board fanout. | Use Scenario: Precision timing source in high-resolution oscilloscopes and bit-error-rate testers requiring sub-picosecond edge placement. IC Role / Device Role / Timing Role: Low-jitter master oscillator with programmable outputs for stimulus generation and sampling clocking. Use Value: Factory-trimmed NVM configuration guarantees repeatable startup behavior; 350 MHz bandwidth supports wideband signal analysis clocks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar jitter attenuator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5344A-D-GM | Supports integer + fractional synthesis up to 1028 MHz; higher max output frequency and broader synthesis flexibility | Required for 100G+ line rates (e.g., 100GBASE-KR4 at 103.125 GHz sampling clocks) | Select when >350 MHz output or fractional-N synthesis is needed; not drop-in due to different NVM configuration and frequency plan constraints |
| LMK04832ISQE/NOPB | TI dual-loop jitter cleaner with 3.1 GHz max output; requires external loop filter and separate VCO | Used where ultra-wideband RF clocking or multi-stage jitter cleaning is required | Choose for hybrid analog-digital architectures; SI5344B-B05370-GM offers lower BOM count and smaller footprint |
Compared with Si5344A-D-GM, SI5344B-B05370-GM trades synthesis flexibility for tighter jitter specification at lower frequencies and simplified layout. Against LMK04832, it eliminates external loop components and reduces design validation effort for telecom timing applications.
Availability
SI5344B-B05370-GM is available at Aetrix Electronics and suitable for carrier Ethernet switches, OTN muxponders, broadcast video infrastructure, and test & measurement equipment requiring stable component supply, guaranteed long-term availability, and factory-programmed reliability.
Supply support for SI5344B-B05370-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for communications infrastructure, automotive, and industrial markets.
The Si5344 family is designed specifically for high-reliability telecom timing applications, delivering jitter attenuation, holdover stability, and seamless clock switching in SyncE, OTN, and broadcast systems.
FAQ
What is the maximum output frequency supported by SI5344B-B05370-GM?
The SI5344B-B05370-GM supports a maximum output frequency of 350 MHz. This is specified in the Skyworks Si5345/44/42 Rev D Ordering Guide for the "B" variant, which denotes integer-only synthesis up to 350 MHz-distinct from the "A" variant's 1028 MHz capability. This limit ensures optimal jitter performance and stability for SyncE EEC Option 2 applications.
Does SI5344B-B05370-GM require an external loop filter?
No, SI5344B-B05370-GM does not require an external loop filter. Its fourth-generation DSPLL features a fully integrated loop filter, eliminating discrete RC components and associated noise coupling risks. This integration simplifies PCB layout, reduces bill-of-materials cost, and improves timing robustness in high-density telecom line cards.
Is SI5344B-B05370-GM compliant with ITU-T G.8262?
Yes, SI5344B-B05370-GM meets ITU-T G.8262 EEC Option 1 and Option 2 specifications for Synchronous Ethernet equipment clocks. Its 90 fs rms jitter (12 kHz–20 MHz), programmable jitter attenuation bandwidth (0.1 Hz–4 kHz), and holdover stability with averaged historical frequency data ensure full compliance without external wander compensation circuits.
How is SI5344B-B05370-GM configured at power-up?
SI5344B-B05370-GM powers up with a known frequency configuration stored in on-chip non-volatile memory (NVM). As a factory preprogrammed part (indicated by "B05370" in the orderable part number), it loads its validated clock tree settings-including input selection, output frequencies, formats, and loop bandwidth-immediately after initialization, eliminating boot-time configuration delays.
What input clock types does SI5344B-B05370-GM support?
SI5344B-B05370-GM supports both differential (LVDS, LVPECL, CML, HCSL) and single-ended LVCMOS input clocks. Differential inputs operate from 8 kHz to 750 MHz; LVCMOS inputs cover 8 kHz to 250 MHz. Input termination is configurable per channel, and the device detects loss-of-signal (LOS) and out-of-frequency (OOF) conditions autonomously.
SI5344B-B05370-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5344B-B05370-GM FAQ
1.How can I place an order for SI5344B-B05370-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5344B-B05370-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5344B-B05370-GM reliable?
The price and inventory of SI5344B-B05370-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5344B-B05370-GM is usually 5 days.
3.What payment methods are accepted for SI5344B-B05370-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5344B-B05370-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5344B-B05370-GM?
SI5344B-B05370-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5344B-B05370-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5344B-B05370-GM?
For technical support, including SI5344B-B05370-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5344B-B05370-GM requirements.
6.How does Aetrix verify that SI5344B-B05370-GM is sourced from the original manufacturer or authorized distributors?
All SI5344B-B05370-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5344B-B05370-GM meets industry standards.
7.What is the process for return or replacement of SI5344B-B05370-GM?
All SI5344B-B05370-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5344B-B05370-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5344B-B05370-GM part is unused and in its original packaging.
Return procedure for SI5344B-B05370-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5344B-B05370-GM Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
