Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5344B-B05477-GM

Name: SI5344B-B05477-GM
Brand: Skyworks Solutions Inc.
SKU: SI5344B-B05477-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5344B-B05477-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: -

Datasheet:: SI5344B-B05477-GM.pdf

Description:: IC CLOCK GEN 4-OUT QFN24

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,727

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5344B-B05477-GM from Skyworks is a 4-input, 4-output jitter attenuator/clock multiplier with fourth-generation DSPLL™ and MultiSynth™ architecture. It delivers ultra-low 90 fs rms jitter, supports differential (8 kHz–750 MHz) and LVCMOS (8 kHz–250 MHz) inputs, and generates outputs from 100 Hz to 350 MHz. It operates in free-run, locked, and holdover modes and is ITU-T G.8262 SyncE compliant for carrier-grade Ethernet timing.

For engineers reviewing the SI5344B-B05477-GM datasheet, SI5344B-B05477-GM pinout, SI5344B-B05477-GM application, or SI5344B-B05477-GM equivalent, this device is selected for high-stability clock synthesis in OTN transponders, 10/40/100G line cards, and SyncE-compliant switches where sub-100-fs jitter, hitless input switching, and programmable loop bandwidth (0.1 Hz–4 kHz) are critical design requirements.

Technical Context

The SI5344B-B05477-GM implements a digitally controlled DSPLL with integrated loop filter and programmable jitter attenuation bandwidth (0.1 Hz to 4 kHz), enabling precise optimization of jitter filtering per application. Its MultiSynth™ output dividers support integer-only synthesis up to 350 MHz - consistent with the "B" variant designation in Skyworks' ordering guide.

It features automatic/manual input clock selection across four inputs (IN0–IN3), status monitoring (LOS/OOF/LOL), glitchless on-the-fly frequency changes, and DCO mode with 0.001 ppb step size. Core supply is 1.8 V ±5% (VDD), analog supply 3.3 V ±5% (VDDA), and output supplies are independently configurable at 1.8 V, 2.5 V, or 3.3 V.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count	4 independent, highly configurable clock outputs
Jitter (rms)	90 fs - meets stringent SyncE EEC Option 1/2 requirements
Max output frequency	350 MHz - defines upper limit for integer-only synthesis mode
Input range (diff)	8 kHz–750 MHz - supports wide-range reference and network clock inputs
DSPLL bandwidth	0.1 Hz–4 kHz - digitally programmable for jitter/wander trade-off tuning
Operating temp	–40 °C to +85 °C - qualified for industrial and telecom infrastructure environments
Package	44-QFN, 7×7 mm - surface-mount, thermally enhanced footprint

Pinout & Package

SI5344B-B05477-GM uses a 44-pin QFN package (7 mm × 7 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per Skyworks Si5344 Rev D datasheet Section 9 (Pin Descriptions).

Pin/Terminal	Circuit Role	Design Meaning
IN0–IN3	Input clock terminals	Accept differential or LVCMOS clocks; IN3 serves as FB_IN in zero-delay mode
OUT0–OUT3	Differential/LVCMOS outputs	Configurable signal format (LVDS/LVPECL/CML/HCSL/LVCMOS) with programmable amplitude
XA/XB	Crytal oscillator interface	Supports 25–54 MHz fundamental-mode crystals; internal load caps eliminate external components
VDD/VDDA	Power supplies	VDD = 1.8 V core; VDDA = 3.3 V analog; independent output supply pins enable mixed-voltage system interfacing
SDA/SCL/MOSI/MISO/SCLK	Serial interface	I²C or SPI control; enables in-circuit programming of NVM for power-up configuration
INTRb	Interrupt output	Active-low open-drain flag for LOS/OOF/LOL events; supports real-time fault monitoring

Key Features

Feature	Design Value
Integer-only synthesis	Optimized for deterministic, low-phase-noise 0.001–350 MHz outputs without fractional spurs
Hitless input switching	Eliminates phase transients when switching between frequency-locked inputs (e.g., redundant SyncE references)
Programmable holdover	Uses 120-second averaged historical frequency data to minimize phase disturbance during input failure
Gapped clock lock	Stably locks to modulated or intermittently missing clock signals common in packet-based timing recovery
DCO mode	Enables fine-grained frequency adjustment (0.001 ppb steps) for synchronization calibration or wander compensation

Applications

OTN Transponders	Carrier Ethernet Switches
Use Scenario: Timing recovery and jitter cleaning for 100G coherent optical interfaces with dual-reference redundancy. IC Role / Device Role / Timing Role: Jitter attenuator and clock multiplier that cleans incoming SyncE or OTU4 reference and generates low-jitter clocks for SerDes and FEC blocks. Use Value: 90 fs rms jitter ensures BER compliance under stressed link conditions; hitless switching maintains phase continuity during reference switchover.	Use Scenario: Synchronous Ethernet distribution across multi-chassis switch fabrics with strict EEC Option 2 wander limits. IC Role / Device Role / Timing Role: Primary timing IC providing G.8262-compliant outputs to PHYs, MACs, and backplane serializers. Use Value: Programmable 0.1 Hz loop bandwidth suppresses wander while maintaining fast lock acquisition; holdover stability preserves timing during GPS outage.
Broadcast Video Infrastructure	Test & Measurement Equipment
Use Scenario: Genlock and frame-synchronized clock generation in IP-based video routers handling SMPTE ST 2110 streams. IC Role / Device Role / Timing Role: Multi-format clock synthesizer generating parallel sync, pixel, and audio clocks from a single PTP-derived reference. Use Value: Four independent outputs support simultaneous LVDS (for FPGA), LVCMOS (for microcontrollers), and HCSL (for memory interfaces); DCO mode enables fine PTP offset correction.	Use Scenario: Reference clock source in high-resolution oscilloscopes and bit-error-rate testers requiring ultra-low phase noise. IC Role / Device Role / Timing Role: Jitter-attenuated master oscillator feeding ADC/DAC sampling clocks and pattern generator timing engines. Use Value: 90 fs rms jitter directly translates to <0.1 LSB aperture uncertainty in 12-bit+ ADCs; integrated DSPLL eliminates discrete loop filter sensitivity to PCB layout.

OTN Transponders

Carrier Ethernet Switches

Use Scenario: Timing recovery and jitter cleaning for 100G coherent optical interfaces with dual-reference redundancy.

IC Role / Device Role / Timing Role: Jitter attenuator and clock multiplier that cleans incoming SyncE or OTU4 reference and generates low-jitter clocks for SerDes and FEC blocks.

Use Value: 90 fs rms jitter ensures BER compliance under stressed link conditions; hitless switching maintains phase continuity during reference switchover.

Use Scenario: Synchronous Ethernet distribution across multi-chassis switch fabrics with strict EEC Option 2 wander limits.

IC Role / Device Role / Timing Role: Primary timing IC providing G.8262-compliant outputs to PHYs, MACs, and backplane serializers.

Use Value: Programmable 0.1 Hz loop bandwidth suppresses wander while maintaining fast lock acquisition; holdover stability preserves timing during GPS outage.

Broadcast Video Infrastructure

Test & Measurement Equipment

Use Scenario: Genlock and frame-synchronized clock generation in IP-based video routers handling SMPTE ST 2110 streams.

IC Role / Device Role / Timing Role: Multi-format clock synthesizer generating parallel sync, pixel, and audio clocks from a single PTP-derived reference.

Use Value: Four independent outputs support simultaneous LVDS (for FPGA), LVCMOS (for microcontrollers), and HCSL (for memory interfaces); DCO mode enables fine PTP offset correction.

Use Scenario: Reference clock source in high-resolution oscilloscopes and bit-error-rate testers requiring ultra-low phase noise.

IC Role / Device Role / Timing Role: Jitter-attenuated master oscillator feeding ADC/DAC sampling clocks and pattern generator timing engines.

Use Value: 90 fs rms jitter directly translates to <0.1 LSB aperture uncertainty in 12-bit+ ADCs; integrated DSPLL eliminates discrete loop filter sensitivity to PCB layout.

Equivalent & Alternatives

The following parts are listed as comparable options for similar jitter attenuator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SI5344A-B05477-GM	Supports integer + fractional synthesis up to 1028 MHz; higher max output frequency and synthesis flexibility	Suitable for designs requiring >350 MHz outputs (e.g., 100G KR4 SerDes) or fractional ratios (e.g., 156.25 MHz → 122.88 MHz)	Select when wider frequency range or fractional division is required; otherwise SI5344B-B05477-GM offers lower cost and simpler configuration
LMK04832RHAT	Two-stage PLL architecture; 80 fs rms jitter; supports JESD204B subclass 1; different register map and pinout	Better suited for RF sampling and JESD204B systems; lacks gapped clock lock and programmable holdover window	Choose for high-speed data converter timing; avoid if SyncE compliance, holdover history depth, or gapped input tolerance are mandatory

Compared with SI5344A-B05477-GM and LMK04832RHAT, the SI5344B-B05477-GM provides optimal balance of SyncE compliance, holdover intelligence, and cost for 350 MHz-limited telecom infrastructure - trading fractional synthesis and JESD204B support for robustness in gapped-clock and long-holdover scenarios.

Availability

SI5344B-B05477-GM is available at Aetrix Electronics and suitable for OTN transponders, Carrier Ethernet switches, and broadcast video infrastructure requiring stable component supply, long-term lifecycle assurance, and G.8262-compliant timing performance.

Supply support for SI5344B-B05477-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for communications, industrial, and automotive markets.

The SI5344B-B05477-GM belongs to Skyworks' Si534x family of any-frequency jitter attenuators, engineered specifically for carrier-grade synchronization in SyncE, OTN, and 5G transport equipment where ultra-low jitter, holdover resilience, and input redundancy are non-negotiable.

FAQ

What is the maximum output frequency supported by SI5344B-B05477-GM?

The SI5344B-B05477-GM supports a maximum output frequency of 350 MHz. This is defined by its "B" variant designation in Skyworks' ordering nomenclature, indicating integer-only synthesis mode optimized for applications such as 10G/40G Ethernet PHYs and SyncE line cards where frequencies above 350 MHz are not required. The device does not support fractional synthesis beyond this limit.

Does SI5344B-B05477-GM meet ITU-T G.8262 requirements?

Yes, SI5344B-B05477-GM meets ITU-T G.8262 EEC Option 1 and Option 2 specifications for Synchronous Ethernet equipment clocks. Its 90 fs rms jitter, programmable DSPLL bandwidth (down to 0.1 Hz), and intelligent holdover algorithm ensure compliance under both locked and holdover conditions - a requirement for deployment in carrier-class aggregation and edge switches.

Can SI5344B-B05477-GM lock to gapped or interrupted input clocks?

Yes, SI5344B-B05477-GM supports locking to gapped input clocks - periodic signals with intentionally missing cycles used in packet-based timing recovery. Its DSPLL architecture tolerates these interruptions without loss of lock, enabling stable output generation even when fed by PTP-derived or T-GM-modulated references commonly found in modern IP-based transport networks.

What package type and footprint does SI5344B-B05477-GM use?

SI5344B-B05477-GM uses a 44-pin QFN package measuring 7 mm × 7 mm with 0.5 mm pitch and an exposed thermal pad. This compact, surface-mount footprint is identical to the Si5342 and Si5344 base variants and is documented in Skyworks' Si5345/44/42 Rev D datasheet Section 10.2. Standard PCB land patterns and reflow profiles apply.

How is SI5344B-B05477-GM configured and programmed?

SI5344B-B05477-GM is configured via I²C or SPI serial interface and stores settings in on-chip one-time-programmable (OTP) NVM. Configuration is simplified using Skyworks' ClockBuilder Pro™ software, which generates register maps and validates frequency plans. Factory preprogrammed units (e.g., SI5344B-B05477-GM) ship with verified SyncE-compliant configurations ready for immediate deployment.

SI5344B-B05477-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: *

Package/Case:: -

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

Type:: -

PLL:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Divider/Multiplier:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: -

Grade:: -

Qualification:: -

Supplier Device Package:: -

SI5344B-B05477-GM FAQ

1.How can I place an order for SI5344B-B05477-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5344B-B05477-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5344B-B05477-GM reliable?

The price and inventory of SI5344B-B05477-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5344B-B05477-GM is usually 5 days.

3.What payment methods are accepted for SI5344B-B05477-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5344B-B05477-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5344B-B05477-GM?

SI5344B-B05477-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5344B-B05477-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5344B-B05477-GM?

For technical support, including SI5344B-B05477-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5344B-B05477-GM requirements.

6.How does Aetrix verify that SI5344B-B05477-GM is sourced from the original manufacturer or authorized distributors?

All SI5344B-B05477-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5344B-B05477-GM meets industry standards.

7.What is the process for return or replacement of SI5344B-B05477-GM?

All SI5344B-B05477-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5344B-B05477-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5344B-B05477-GM part is unused and in its original packaging.

Return procedure for SI5344B-B05477-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…