Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5344B-B05549-GM

Name: SI5344B-B05549-GM
Brand: Skyworks Solutions Inc.
SKU: SI5344B-B05549-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5344B-B05549-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: -

Datasheet:: SI5344B-B05549-GM.pdf

Description:: IC CLOCK GEN 4-OUT QFN24

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,973

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5344B-B05549-GM from Skyworks is a 4-input, 4-output jitter attenuating clock multiplier with fourth-generation DSPLL™ and MultiSynth™ architecture. It delivers ultra-low 90 fs rms jitter, supports differential inputs up to 750 MHz and outputs up to 1028 MHz, and meets ITU-T G.8262 EEC Option 1/2 for Synchronous Ethernet. It is used in carrier-grade 10/40/100G line cards requiring precise, hitless clock switching and holdover stability.

For engineers reviewing the SI5344B-B05549-GM datasheet, SI5344B-B05549-GM pinout, SI5344B-B05549-GM application, or SI5344B-B05549-GM equivalent, key selection criteria include its 44-QFN 7×7 mm package, programmable jitter attenuation bandwidth (0.1 Hz–4 kHz), LVDS/LVPECL/LVCMOS/CML/HCSL output compatibility, and factory-programmed configuration for SyncE-compliant timing systems.

Technical Context

The SI5344B-B05549-GM implements a digitally controlled DSPLL with integrated loop filter and programmable loop bandwidth (0.1 Hz–4 kHz), enabling precise jitter filtering and phase alignment. Its MultiSynth dividers support both integer and fractional synthesis, allowing any-output-frequency generation from any input frequency within specified ranges.

It operates across freerun, locked, holdover, and zero-delay modes, with hitless, ramped, and glitchless input switching-critical for telecom infrastructure where input clocks may be plesiochronous or gapped. Status monitoring (LOS/OOF/LOL) and NVM-based power-up configuration ensure deterministic behavior without external configuration.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count	4 independent, fully configurable clock outputs
Jitter (rms)	90 fs rms - enables compliance with ITU-T G.8262 EEC Option 1/2 for SyncE
Input range (diff)	8 kHz–750 MHz - supports SONET/SDH, OTN, and Ethernet reference clocks
Output range (diff)	100 Hz–1028 MHz - covers 10M to 100G Ethernet, CPRI, and broadcast video rates
Jitter BW control	0.1 Hz–4 kHz digital programming - optimizes attenuation vs. transient response per application
Supply voltages	VDD = 1.8 V ±5%; VDDA = 3.3 V ±5%; independent output supply pins (1.8/2.5/3.3 V)
Temp range	–40 °C to +85 °C - qualified for industrial and telecom equipment environments

Pinout & Package

The SI5344B-B05549-GM is housed in a 44-pin QFN package measuring 7×7 mm with 0.5 mm pitch and exposed thermal pad. Pin functions are defined per Skyworks Si5344 Rev D datasheet Section 9 (Pin Descriptions).

Pin/Terminal	Circuit Role	Design Meaning
IN0–IN3	Differential/single-ended clock inputs	Support automatic/manual switching; IN3 serves as FB_IN in zero-delay mode
OUT0–OUT3	Configurable clock outputs	Programmable format (LVDS/LVPECL/LVCMOS/CML/HCSL), amplitude, and common-mode voltage
XA/XB	Crytal oscillator interface	Accepts 25–54 MHz fundamental-mode crystal; internal load caps eliminate external components
SCL/SDA	I²C serial interface	Used for configuration, status readback, and in-circuit NVM programming
INTRb	Interrupt output	Asserts on LOS/OOF/LOL events; supports system-level fault monitoring
RSTb	Hardware reset	Hard reset restores NVM configuration; initiates full initialization sequence

Key Features

Feature	Design Value
Hitless input switching	Eliminates phase transients when switching between fractionally related clocks (e.g., 155.52 MHz ↔ 622.08 MHz)
Programmable holdover	Uses 120-second averaged historical frequency data with configurable window/delay for stable phase-continuous holdover
Digital DCO mode	Enables fine frequency tuning down to 0.001 ppb step size via FINC/FDEC pins or register control
Glitchless output reconfiguration	Allows on-the-fly output frequency changes without cycle slips or phase discontinuities
Integrated loop filter	Removes external passive components, reducing noise coupling and PCB layout sensitivity

Applications

OTN Muxponders	Carrier Ethernet Switches
Use Scenario: Aggregating multiple client-side 10G/100G signals into a single OTN line-side interface with strict jitter and wander limits. IC Role / Device Role / Timing Role: Jitter attenuator and clock multiplier providing clean, synchronized line-rate clocks for FEC and framing logic. Use Value: Meets ITU-T G.709 and G.8262 requirements with <90 fs rms jitter and programmable loop bandwidth for optimal filtering of upstream impairments.	Use Scenario: Providing traceable, phase-aligned clocks across distributed switch fabric and packet processing units in multi-terabit switches. IC Role / Device Role / Timing Role: Primary timing engine delivering SyncE-compliant outputs to PHYs, MACs, and traffic managers. Use Value: Supports automatic input failover and holdover with <±50 ppb drift over 24h, ensuring sub-microsecond time error during network outages.
Broadcast Video Equipment	Test & Measurement Systems
Use Scenario: Generating genlock, frame sync, and pixel clocks for 4K/8K SDI routers and IP media gateways requiring SMPTE ST 2059-2 compliance. IC Role / Device Role / Timing Role: Low-jitter clock synthesizer converting GPSDO or atomic reference into multiple video-domain frequencies. Use Value: Achieves <1 ps period jitter at 270 MHz and supports zero-delay mode for deterministic latency alignment across signal paths.	Use Scenario: Serving as a programmable jitter source or clean reference in bit-error-rate testers, oscilloscopes, and signal analyzers. IC Role / Device Role / Timing Role: Dual-role device: configured as ultra-low-jitter source or calibrated jitter injector via DCO and programmable loop BW. Use Value: Enables repeatable jitter stress testing with sub-100 fs resolution and real-time frequency sweeps using ClockBuilder Pro software.

OTN Muxponders

Carrier Ethernet Switches

Use Scenario: Aggregating multiple client-side 10G/100G signals into a single OTN line-side interface with strict jitter and wander limits.

IC Role / Device Role / Timing Role: Jitter attenuator and clock multiplier providing clean, synchronized line-rate clocks for FEC and framing logic.

Use Value: Meets ITU-T G.709 and G.8262 requirements with <90 fs rms jitter and programmable loop bandwidth for optimal filtering of upstream impairments.

Use Scenario: Providing traceable, phase-aligned clocks across distributed switch fabric and packet processing units in multi-terabit switches.

IC Role / Device Role / Timing Role: Primary timing engine delivering SyncE-compliant outputs to PHYs, MACs, and traffic managers.

Use Value: Supports automatic input failover and holdover with <±50 ppb drift over 24h, ensuring sub-microsecond time error during network outages.

Broadcast Video Equipment

Test & Measurement Systems

Use Scenario: Generating genlock, frame sync, and pixel clocks for 4K/8K SDI routers and IP media gateways requiring SMPTE ST 2059-2 compliance.

IC Role / Device Role / Timing Role: Low-jitter clock synthesizer converting GPSDO or atomic reference into multiple video-domain frequencies.

Use Value: Achieves <1 ps period jitter at 270 MHz and supports zero-delay mode for deterministic latency alignment across signal paths.

Use Scenario: Serving as a programmable jitter source or clean reference in bit-error-rate testers, oscilloscopes, and signal analyzers.

IC Role / Device Role / Timing Role: Dual-role device: configured as ultra-low-jitter source or calibrated jitter injector via DCO and programmable loop BW.

Use Value: Enables repeatable jitter stress testing with sub-100 fs resolution and real-time frequency sweeps using ClockBuilder Pro software.

Equivalent & Alternatives

The following parts are listed as comparable options for similar jitter attenuator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5344A-D-GM	Same 4-in/4-out QFN-44 package; supports full 0.001–1028 MHz output range with integer+fractional synthesis	Required where >350 MHz outputs (e.g., 644.53 MHz CPRI, 983.04 MHz 5G fronthaul) are needed	Select Si5344A-D-GM if fractional synthesis and >350 MHz outputs are mandatory; SI5344B-B05549-GM is optimized for cost-sensitive SyncE deployments capped at 350 MHz.
LMK04832ISQE/NOPB	2-input/14-output; dual-loop architecture; higher integration (integrated LDOs); 110 fs rms jitter	Preferred for high-channel-count, low-power systems needing integrated power management and flexible input routing	Choose LMK04832ISQE/NOPB when scaling beyond 4 outputs or requiring integrated regulators; SI5344B-B05549-GM offers lower BOM count and simpler layout for 4-output SyncE line cards.

Compared with Si5344A-D-GM, SI5344B-B05549-GM trades extended frequency range for tighter jitter specification and factory preprogramming-reducing qualification effort in carrier Ethernet. Against LMK04832ISQE/NOPB, it provides lower system-level jitter and smaller footprint but requires external supplies and discrete loop filtering.

Availability

SI5344B-B05549-GM is available at Aetrix Electronics and suitable for carrier Ethernet switches, OTN line cards, and broadcast video infrastructure requiring stable component supply, long-term lifecycle assurance, and ITU-T G.8262 compliance.

Supply support for SI5344B-B05549-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for communications, automotive, and industrial markets.

The Si5344 family is designed specifically for high-performance timing in telecom infrastructure-delivering jitter attenuation, hitless switching, and SyncE compliance in compact QFN packages for 10G–100G networking equipment.

FAQ

What is the maximum differential input frequency supported by the SI5344B-B05549-GM?

The SI5344B-B05549-GM supports differential input frequencies up to 750 MHz, covering SONET OC-192 (9.953 Gbps), 100G Ethernet PAM4 (26.5625 GHz lane rate with gearbox division), and OTU4 line rates. This range is confirmed in the Si5345/44/42 Rev D datasheet Table 1.1 and Section 3.7. Input frequency validation is performed per input termination configuration and signal integrity constraints.

Does the SI5344B-B05549-GM require an external crystal, and what is the recommended frequency?

Yes, the SI5344B-B05549-GM requires an external crystal connected to XA/XB pins. The recommended range is 25–54 MHz, with 48–54 MHz preferred for optimal jitter performance. The device integrates programmable load capacitance, eliminating external capacitors. Crystal specifications-including ESR, drive level, and shunt capacitance-are detailed in Table 5.12 of the Rev D datasheet.

Can the SI5344B-B05549-GM generate SyncE-compliant clocks meeting ITU-T G.8262 EEC Option 1 and 2?

Yes, the SI5344B-B05549-GM is explicitly specified to meet ITU-T G.8262 EEC Option 1 and 2 requirements. Its 90 fs rms jitter, programmable loop bandwidth (0.1 Hz–4 kHz), and holdover stability-combined with factory programming for SyncE profiles-ensure compliance. Validation is documented in Skyworks Application Note AN1017 and the Rev D datasheet Section 1.1.

How many output formats does the SI5344B-B05549-GM support, and are they independently configurable?

The SI5344B-B05549-GM supports five output signal formats-LVDS, LVPECL, LVCMOS, CML, and HCSL-with independent programmability per output. Each output allows configuration of amplitude, common-mode voltage (for differential), slew rate, and polarity. This flexibility is implemented via the output crosspoint matrix and per-output MultiSynth dividers described in Section 3.9 of the Rev D datasheet.

Is the SI5344B-B05549-GM pin-compatible with other devices in the Si5344 family?

Yes, all Si5344 variants-including SI5344B-B05549-GM, Si5344A-D-GM, and Si5344C-D-GM-share identical 44-QFN 7×7 mm packaging and pinout. Differences are limited to factory-programmed NVM content and frequency-range limitations (e.g., SI5344B-B05549-GM is capped at 350 MHz output). No PCB redesign is required when migrating between Si5344 variants.

SI5344B-B05549-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: *

Package/Case:: -

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

Type:: -

PLL:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Divider/Multiplier:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: -

Grade:: -

Qualification:: -

Supplier Device Package:: -

SI5344B-B05549-GM FAQ

1.How can I place an order for SI5344B-B05549-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5344B-B05549-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5344B-B05549-GM reliable?

The price and inventory of SI5344B-B05549-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5344B-B05549-GM is usually 5 days.

3.What payment methods are accepted for SI5344B-B05549-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5344B-B05549-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5344B-B05549-GM?

SI5344B-B05549-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5344B-B05549-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5344B-B05549-GM?

For technical support, including SI5344B-B05549-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5344B-B05549-GM requirements.

6.How does Aetrix verify that SI5344B-B05549-GM is sourced from the original manufacturer or authorized distributors?

All SI5344B-B05549-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5344B-B05549-GM meets industry standards.

7.What is the process for return or replacement of SI5344B-B05549-GM?

All SI5344B-B05549-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5344B-B05549-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5344B-B05549-GM part is unused and in its original packaging.

Return procedure for SI5344B-B05549-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…