Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5344D-B-GM

Name: SI5344D-B-GM
Brand: Skyworks Solutions Inc.
SKU: SI5344D-B-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5344D-B-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: 44-VFQFN Exposed Pad

Datasheet:: SI5344D-B-GM.pdf

Description:: IC CLK BUFFER PLL 44QFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,955

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5344D-B-GM from Skyworks is a 4-input, 4-output jitter attenuating clock multiplier with fourth-generation DSPLL™ and MultiSynth™ architecture. It delivers ultra-low 90 fs rms jitter, supports differential inputs up to 750 MHz and LVCMOS outputs up to 250 MHz, and meets ITU-T G.8262 EEC Option 1/2 for Synchronous Ethernet. It is used in carrier-grade 10/40/100G line cards requiring hitless clock switching and holdover stability.

For engineers reviewing the SI5344D-B-GM datasheet, SI5344D-B-GM pinout, SI5344D-B-GM application, or SI5344D-B-GM equivalent, key selection criteria include its programmable jitter attenuation bandwidth (0.1 Hz–4 kHz), factory-programmable NVM configuration, support for gapped clock locking, DCO mode with 0.001 ppb step size, and compatibility with LVDS/LVPECL/LVCMOS/CML/HCSL output formats.

Technical Context

The SI5344D-B-GM implements a digitally controlled DSPLL with fully integrated loop filter and programmable loop bandwidth (0.1 Hz–4 kHz), enabling precise jitter filtering without external components. Its MultiSynth dividers support both integer and fractional synthesis, allowing any-output-frequency generation from any input frequency within specified ranges.

It operates across freerun, locked, holdover, and zero-delay modes, with automatic/manual input switching, status monitoring (LOS/OOF/LOL), and glitchless on-the-fly output frequency changes. Input clock qualification, ramped switching, and hitless switching between fractionally related clocks are hardware-supported functions confirmed for this variant.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count	4 independent programmable outputs with crosspoint routing
Jitter (rms)	90 fs - enables compliance with ITU-T G.8262 EEC Option 1/2 in SyncE systems
Input range (diff)	8 kHz–750 MHz - supports SONET/SDH, OTN, and high-speed serial protocols
Output range (LVCMOS)	100 Hz–250 MHz - covers Ethernet PHY, FPGA logic, and control plane clocks
Jitter BW control	0.1 Hz–4 kHz digital setting - allows optimization for wander vs. jitter trade-off per application
Supply voltages	VDD = 1.8 V ±5%, VDDA = 3.3 V ±5% - separates core and analog domains for noise isolation
Temp range	–40 °C to +85 °C - qualified for industrial and telecom infrastructure environments

Pinout & Package

SI5344D-B-GM uses a 44-pin QFN package (7 mm × 7 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per Skyworks Si5344 Rev D datasheet Section 9 "Pin Descriptions".

Pin/Terminal	Circuit Role	Design Meaning
IN0–IN3	Differential or LVCMOS clock inputs	Supports automatic/manual selection; IN3 serves as FB_IN in zero-delay mode
OUT0–OUT3	Configurable clock outputs	Each independently assignable to MultiSynth sources; support LVDS/LVPECL/LVCMOS/CML/HCSL
XA/XB	Crytal oscillator terminals	Accept 25–54 MHz fundamental-mode crystal; internal load caps eliminate external components
SCL/SDA	I²C serial interface	Two-wire bus for configuration and status readback; compatible with standard I²C timing
SCLK/MOSI/MISO/CSB	SPI serial interface	4-wire SPI option; supports daisy-chaining and faster programming than I²C
INTRb	Interrupt output	Active-low open-drain flag for LOS/OOF/LOL events; configurable via register
RSTb	Hardware reset	Asynchronous active-low pin forcing hard reset and NVM reload
OEb	Output enable	Global synchronous disable of all outputs; maintains state during disable

Key Features

Feature	Design Value
Hitless input switching	Eliminates phase transients when switching between fractionally related clocks (e.g., 155.52 MHz ↔ 622.08 MHz)
Gapped clock lock	Locks to input signals with missing cycles - essential for modulated reference recovery in OTN muxponders
Programmable holdover	Uses 120-second frequency history window to compute stable holdover frequency after input failure
DCO mode	Enables fine frequency tuning (0.001 ppb steps) for synchronization applications like IEEE 1588 PTP clock steering
Fastlock acquisition	Temporarily raises loop bandwidth (100 Hz–4 kHz) to reduce lock time without compromising steady-state jitter

Applications

OTN Muxponder	SyncE Line Card
Use Scenario: Aggregating multiple client-side OTN signals into a single line-side wavelength with strict jitter mask compliance. IC Role / Device Role / Timing Role: Jitter attenuator and clock multiplier generating clean 155.52 MHz, 622.08 MHz, and 2.488 GHz clocks from recovered or reference inputs. Use Value: Meets ITU-T G.783 and G.823 jitter transfer/accumulation requirements while supporting hitless switchover during protection switching.	Use Scenario: Providing primary and backup timing for Carrier Ethernet switches operating under ITU-T G.8262 SyncE standards. IC Role / Device Role / Timing Role: Synchronous Ethernet clock generator with EEC Option 1/2 compliance, holdover stability, and automatic reference failover. Use Value: Maintains <±4.6 ppm frequency accuracy during holdover using averaged historical data, satisfying G.8262 wander limits.
Broadcast Video Router	Test & Measurement Instrument
Use Scenario: Distributing genlock and reference clocks across SDI video processing modules with sub-picosecond phase alignment. IC Role / Device Role / Timing Role: Low-jitter clock synthesizer generating SMPTE ST 2059-2 compliant 27 MHz, 74.25 MHz, and 148.5 MHz outputs. Use Value: 90 fs rms jitter ensures minimal eye closure in multi-lane 12G-SDI links and preserves timing integrity across frame sync boundaries.	Use Scenario: Serving as programmable clock source in high-resolution oscilloscopes and bit error rate testers requiring agile, low-phase-noise references. IC Role / Device Role / Timing Role: Reconfigurable jitter attenuator enabling rapid test setup changes via ClockBuilder Pro and in-system NVM updates. Use Value: On-the-fly output frequency reconfiguration (glitchless) and DCO mode allow dynamic clock sweep and precision calibration without hardware change.

OTN Muxponder

SyncE Line Card

Use Scenario: Aggregating multiple client-side OTN signals into a single line-side wavelength with strict jitter mask compliance.

IC Role / Device Role / Timing Role: Jitter attenuator and clock multiplier generating clean 155.52 MHz, 622.08 MHz, and 2.488 GHz clocks from recovered or reference inputs.

Use Value: Meets ITU-T G.783 and G.823 jitter transfer/accumulation requirements while supporting hitless switchover during protection switching.

Use Scenario: Providing primary and backup timing for Carrier Ethernet switches operating under ITU-T G.8262 SyncE standards.

IC Role / Device Role / Timing Role: Synchronous Ethernet clock generator with EEC Option 1/2 compliance, holdover stability, and automatic reference failover.

Use Value: Maintains <±4.6 ppm frequency accuracy during holdover using averaged historical data, satisfying G.8262 wander limits.

Broadcast Video Router

Test & Measurement Instrument

Use Scenario: Distributing genlock and reference clocks across SDI video processing modules with sub-picosecond phase alignment.

IC Role / Device Role / Timing Role: Low-jitter clock synthesizer generating SMPTE ST 2059-2 compliant 27 MHz, 74.25 MHz, and 148.5 MHz outputs.

Use Value: 90 fs rms jitter ensures minimal eye closure in multi-lane 12G-SDI links and preserves timing integrity across frame sync boundaries.

Use Scenario: Serving as programmable clock source in high-resolution oscilloscopes and bit error rate testers requiring agile, low-phase-noise references.

IC Role / Device Role / Timing Role: Reconfigurable jitter attenuator enabling rapid test setup changes via ClockBuilder Pro and in-system NVM updates.

Use Value: On-the-fly output frequency reconfiguration (glitchless) and DCO mode allow dynamic clock sweep and precision calibration without hardware change.

Equivalent & Alternatives

The following parts are listed as comparable options for similar jitter attenuator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5344A-D-GM	Supports full 0.001–1028 MHz output range with integer+fractional synthesis; SI5344D-B-GM limited to ≤350 MHz with integer-only mode	Required for >350 MHz outputs (e.g., 622.08 MHz SONET) or fractional ratios (e.g., 125 MHz → 156.25 MHz)	Select Si5344A-D-GM when output frequencies exceed 350 MHz or non-integer frequency translation is needed
LTC6957-4	4-output jitter cleaner with 225 fs rms jitter; no on-chip NVM; requires external loop filter; max input 750 MHz, max output 3.1 GHz	Better RF performance above 1 GHz but lacks integrated holdover, gapped clock lock, and SyncE compliance features	Choose LTC6957-4 for microwave backhaul or radar where ultra-low additive phase noise dominates over telecom timing compliance

Compared with SI5344D-B-GM, Si5344A-D-GM adds fractional synthesis capability for wider frequency flexibility, while LTC6957-4 trades integrated timing intelligence (holdover, gapped lock, SyncE) for higher-frequency operation and lower phase noise floor in RF-centric designs.

Availability

SI5344D-B-GM is available at Aetrix Electronics and suitable for OTN muxponders, Synchronous Ethernet line cards, and broadcast video infrastructure requiring stable component supply, long-term lifecycle assurance, and factory-programmed configuration traceability.

Supply support for SI5344D-B-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for communications, automotive, and industrial markets.

The Si5344D-B-GM belongs to Skyworks' Si534x family of jitter attenuators designed specifically for telecom infrastructure, enterprise networking, and broadcast equipment demanding G.8262 compliance, robust holdover, and flexible clock synthesis.

FAQ

What is the maximum output frequency supported by the SI5344D-B-GM?

The SI5344D-B-GM supports an LVCMOS output frequency range up to 250 MHz and a differential output range up to 1028 MHz. However, the "D" suffix in SI5344D-B-GM denotes integer-only synthesis mode with a maximum output frequency of 350 MHz. This limitation is confirmed in Skyworks' Ordering Guide (Rev D), where SI5344D-D-GM1/2 is explicitly rated for 0.001–350 MHz output range.

Does the SI5344D-B-GM support Synchronous Ethernet (SyncE) compliance?

Yes, the SI5344D-B-GM meets ITU-T G.8262 EEC Option 1 and Option 2 requirements for Synchronous Ethernet. This compliance is achieved through its programmable DSPLL loop bandwidth (0.1 Hz–4 kHz), holdover stability using averaged historical frequency data, and low 90 fs rms jitter performance - all verified in Skyworks' Si5345/44/42 Rev D Data Sheet Section 1 "Features List".

Can the SI5344D-B-GM lock to gapped clock inputs?

Yes, the SI5344D-B-GM supports locking to gapped clock inputs - a feature explicitly documented in Section 3.7.7 "Synchronizing to Gapped Input Clocks" of the Si5345/44/42 Rev D Data Sheet. This capability enables reliable timing recovery in OTN applications where reference clocks are intentionally modulated by cycle deletion.

What package type and footprint does the SI5344D-B-GM use?

The SI5344D-B-GM uses a 44-pin QFN package measuring 7 mm × 7 mm with 0.5 mm pitch and an exposed thermal pad. This is confirmed in the "Ordering Guide" table and "Package Outlines" section (10.2) of the Si5345/44/42 Rev D Data Sheet, which specifies identical packaging for all Si5344 variants including SI5344D-D-GM1/2.

Is non-volatile memory (NVM) programming supported on the SI5344D-B-GM?

Yes, the SI5344D-B-GM includes in-circuit programmable one-time-programmable (OTP) NVM. As stated in the "Features List", it powers up with a known frequency configuration, and ClockBuilder Pro software enables full configuration and NVM programming - a capability shared across the Si5345/44/42 family and explicitly confirmed for SI5344D-D-GM in the Ordering Guide.

SI5344D-B-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: -

Package/Case:: 44-VFQFN Exposed Pad

Packaging:: Tray

Product Status:: Obsolete

Programmable:: Not Verified

Type:: -

PLL:: Yes

Input:: LVCMOS, LVDS, LVPECL, Crystal

Output:: CML, HCSL, LVCMOS, LVDS, LVPECL

Number of Circuits:: 1

Ratio - Input:Output:: 5:4

Differential - Input:Output:: Yes/Yes

Frequency - Max:: 350MHz

Divider/Multiplier:: Yes/No

Voltage - Supply:: 1.71V ~ 3.47V

Operating Temperature:: -40°C ~ 85°C

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 44-QFN (7x7)

SI5344D-B-GM FAQ

1.How can I place an order for SI5344D-B-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5344D-B-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5344D-B-GM reliable?

The price and inventory of SI5344D-B-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5344D-B-GM is usually 5 days.

3.What payment methods are accepted for SI5344D-B-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5344D-B-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5344D-B-GM?

SI5344D-B-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5344D-B-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5344D-B-GM?

For technical support, including SI5344D-B-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5344D-B-GM requirements.

6.How does Aetrix verify that SI5344D-B-GM is sourced from the original manufacturer or authorized distributors?

All SI5344D-B-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5344D-B-GM meets industry standards.

7.What is the process for return or replacement of SI5344D-B-GM?

All SI5344D-B-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5344D-B-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5344D-B-GM part is unused and in its original packaging.

Return procedure for SI5344D-B-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…