Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5344D-D06815-GM

Name: SI5344D-D06815-GM
Brand: Skyworks Solutions Inc.
SKU: SI5344D-D06815-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5344D-D06815-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: -

Datasheet:: SI5344D-D06815-GM.pdf

Description:: IC CLOCK MULTIPLIER ATTENUATOR

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,119

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5344D-D06815-GM from Skyworks is a 4-input, 4-output jitter-attenuating clock multiplier with DSPLL™ and MultiSynth™ architecture, delivering 90 fs rms integrated jitter, programmable jitter attenuation bandwidth (0.1 Hz–4 kHz), and support for LVDS/LVPECL/LVCMOS/CML/HCSL outputs. It operates across –40 to +85 °C and meets ITU-T G.8262 EEC Option 1 & 2 for Synchronous Ethernet applications in carrier-grade line cards.

For engineers reviewing the SI5344D-D06815-GM datasheet, SI5344D-D06815-GM pinout, SI5344D-D06815-GM application, or SI5344D-D06815-GM equivalent, key selection considerations include its 0.001–350 MHz output frequency range (integer-only synthesis), 44-QFN 7×7 mm package, dual supply (VDD = 1.8 V ±5%, VDDA = 3.3 V ±5%), and hitless/ramped/glitchless input switching capability for telecom timing resilience.

Technical Context

The SI5344D-D06815-GM implements a fourth-generation DSPLL with fully integrated loop filter and digitally programmable loop bandwidth (0.1 Hz–4 kHz), enabling precise jitter filtering without external components. Its MultiSynth dividers support integer-only frequency synthesis, and the device uses fractional input dividers (P) to enable hitless switching between fractionally related input clocks.

It supports freerun, locked, holdover, and zero-delay modes, with status monitoring (LOS/OOF/LOL), automatic/manual input selection, and DCO mode offering 0.001 ppb step size. The oscillator circuit relies on an external 25–54 MHz crystal for free-run/holdover stability, and all configuration is stored in on-chip OTP NVM for known-power-up state.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count	4 independent, highly configurable clock outputs
Output frequency range	0.001–350 MHz (integer-only synthesis)
Jitter (integrated)	90 fs rms (12 kHz–20 MHz integration bandwidth)
Jitter attenuation BW	Digitally programmable from 0.1 Hz to 4 kHz
Input compatibility	Differential: 8 kHz–750 MHz; LVCMOS: 8 kHz–250 MHz
Supply voltages	VDD = 1.8 V ±5%; VDDA = 3.3 V ±5%; independent output supply pins (1.8/2.5/3.3 V)
SyncE compliance	Fully compliant with ITU-T G.8262 EEC Option 1 and Option 2

Pinout & Package

The SI5344D-D06815-GM is housed in a 44-pin QFN package measuring 7 mm × 7 mm with 0.5 mm pitch and exposed thermal pad. Pin functions are defined per Skyworks Si5344 Rev D datasheet Section 9 (Pin Descriptions).

Pin/Terminal	Circuit Role	Design Meaning
IN0–IN3	Input clock terminals	Support differential or LVCMOS inputs; IN3 serves as FB_IN in zero-delay mode
OUT0–OUT3	Programmable clock outputs	Configurable for LVDS/LVPECL/LVCMOS/CML/HCSL with programmable amplitude and common-mode voltage
XA/XB	Crystal/resonator interface	Accepts 25–54 MHz fundamental-mode crystal; internal load caps eliminate external capacitors
VDD/VDDA	Power supplies	VDD (1.8 V core); VDDA (3.3 V analog); independent output supply pins enable mixed-voltage system interfacing
SCL/SDA or SCLK/SDIO	Serial interface	I²C or SPI control; supports in-circuit programming of OTP NVM
INTRb	Interrupt output	Active-low open-drain flag for LOS/OOF/LOL events
RSTb	Hardware reset	Hard reset initiates full initialization and NVM reload

Key Features

Feature	Design Value
Integer-only synthesis mode	Enables deterministic, low-latency frequency planning for fixed-rate telecom systems (e.g., OTN, SyncE)
Hitless input switching	Eliminates phase transients when switching between fractionally related clocks-critical for seamless network failover
Programmable holdover window	Stores up to 120 s of historical frequency data; user-selectable averaging window ensures stable phase continuity during input loss
Glitchless on-the-fly reconfiguration	Allows dynamic output frequency changes without output interruption-enables adaptive timing in multi-standard systems
Integrated DSPLL loop filter	Removes need for external RC networks, reducing board area, noise coupling risk, and BOM count

Applications

OTN Muxponder Timing	Carrier Ethernet Switch
Use Scenario: Precision clock generation for 100G/400G OTN muxponders requiring strict jitter limits and hitless protection switching. IC Role / Device Role / Timing Role: Jitter attenuator and clock multiplier providing clean, synchronized reference clocks to SerDes and FEC blocks. Use Value: 90 fs rms jitter and G.8262 compliance ensure OTU4/OTU4e signal integrity and meet ITU-T G.709 BER requirements.	Use Scenario: Timing source for multi-port Carrier Ethernet switches supporting IEEE 1588v2 PTP and SyncE. IC Role / Device Role / Timing Role: Primary clock synthesizer delivering phase-aligned, low-wander clocks to PHYs and timing-aware MAC layers. Use Value: Programmable jitter attenuation bandwidth and holdover stability enable sub-50 ns PTP timestamp accuracy under network stress.
Broadcast Video Sync	Test & Measurement Instrument
Use Scenario: Genlock and frame-sync distribution in SMPTE ST 2059–2 compliant video routers and IP media gateways. IC Role / Device Role / Timing Role: Reference clock conditioner converting GPSDO or atomic references into multiple low-jitter video clock domains (e.g., 27 MHz, 74.25 MHz). Use Value: Ultra-low 90 fs jitter preserves pixel-level timing integrity across SDI-over-IP and uncompressed UHD workflows.	Use Scenario: Clock source in high-resolution oscilloscopes and bit-error-rate testers requiring ultra-stable sampling clocks. IC Role / Device Role / Timing Role: Jitter-cleaned master oscillator feeding ADC/DAC sampling engines and pattern generators. Use Value: Integrated DSPLL eliminates discrete loop filter sensitivity to PCB layout, ensuring repeatable <100 fs jitter performance across production units.

OTN Muxponder Timing

Carrier Ethernet Switch

Use Scenario: Precision clock generation for 100G/400G OTN muxponders requiring strict jitter limits and hitless protection switching.

IC Role / Device Role / Timing Role: Jitter attenuator and clock multiplier providing clean, synchronized reference clocks to SerDes and FEC blocks.

Use Value: 90 fs rms jitter and G.8262 compliance ensure OTU4/OTU4e signal integrity and meet ITU-T G.709 BER requirements.

Use Scenario: Timing source for multi-port Carrier Ethernet switches supporting IEEE 1588v2 PTP and SyncE.

IC Role / Device Role / Timing Role: Primary clock synthesizer delivering phase-aligned, low-wander clocks to PHYs and timing-aware MAC layers.

Use Value: Programmable jitter attenuation bandwidth and holdover stability enable sub-50 ns PTP timestamp accuracy under network stress.

Broadcast Video Sync

Test & Measurement Instrument

Use Scenario: Genlock and frame-sync distribution in SMPTE ST 2059–2 compliant video routers and IP media gateways.

IC Role / Device Role / Timing Role: Reference clock conditioner converting GPSDO or atomic references into multiple low-jitter video clock domains (e.g., 27 MHz, 74.25 MHz).

Use Value: Ultra-low 90 fs jitter preserves pixel-level timing integrity across SDI-over-IP and uncompressed UHD workflows.

Use Scenario: Clock source in high-resolution oscilloscopes and bit-error-rate testers requiring ultra-stable sampling clocks.

IC Role / Device Role / Timing Role: Jitter-cleaned master oscillator feeding ADC/DAC sampling engines and pattern generators.

Use Value: Integrated DSPLL eliminates discrete loop filter sensitivity to PCB layout, ensuring repeatable <100 fs jitter performance across production units.

Equivalent & Alternatives

The following parts are listed as comparable options for similar jitter-attenuating clock multiplier applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SI5344C-D-GM	Same 4-in/4-out, 44-QFN package, but supports integer+fractional synthesis (0.001–1028 MHz)	Required for variable-rate applications (e.g., flexible OTN, multi-gigabit test equipment)	Select SI5344C-D-GM if fractional synthesis or >350 MHz output is needed; SI5344D-D06815-GM is optimized for fixed-rate, cost-sensitive SyncE deployments
LMK04832ISQE/NOPB	2-input/14-output, 64-QFN, dual-loop PLL with 85 fs rms jitter; requires external loop filter	Better suited for high-channel-count, multi-domain systems (e.g., radar, high-end instrumentation)	Choose LMK04832ISQE/NOPB only when >4 outputs or dual-loop flexibility outweighs SI5344D-D06815-GM's integrated filter and smaller footprint

Compared with SI5344C-D-GM, SI5344D-D06815-GM trades fractional synthesis for tighter integer-only specification and lower cost; versus LMK04832ISQE/NOPB, it offers superior integration (no external loop filter), smaller package, and lower power-but fewer outputs and no dual-loop redundancy.

Availability

SI5344D-D06815-GM is available at Aetrix Electronics and suitable for OTN muxponders, Carrier Ethernet switches, broadcast video infrastructure, and test & measurement instruments requiring stable component supply, long-term lifecycle assurance, and G.8262-compliant timing performance.

Supply support for SI5344D-D06815-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.

The SI5344D-D06815-GM belongs to Skyworks' Si534x family of jitter-attenuating clock multipliers, designed specifically for carrier-class networking and synchronization-critical infrastructure where ultra-low jitter, holdover stability, and ITU-T G.8262 compliance are mandatory.

FAQ

What is the maximum output frequency supported by the SI5344D-D06815-GM?

The SI5344D-D06815-GM supports an output frequency range of 0.001 MHz to 350 MHz. This upper limit is fixed due to its integer-only synthesis mode, as specified in the Si5345/44/42 Rev D Ordering Guide. Unlike fractional-capable variants (e.g., SI5344A-D-GM), the "D" suffix denotes integer-only operation optimized for deterministic timing in fixed-rate telecom systems. Output frequencies above 350 MHz are not supported by SI5344D-D06815-GM.

Does the SI5344D-D06815-GM require an external crystal, and what is the recommended frequency?

Yes, the SI5344D-D06815-GM requires an external crystal connected to the XA/XB pins. The datasheet specifies a 25–54 MHz fundamental-mode crystal, with 48–54 MHz recommended for optimal jitter performance. Internal loading capacitors eliminate the need for external capacitors, simplifying layout and reducing noise susceptibility. For SyncE pizza-box applications requiring ultra-low wander in holdover, a TCXO may be substituted-but the SI5344D-D06815-GM itself does not integrate the oscillator circuitry.

How does the SI5344D-D06815-GM achieve ITU-T G.8262 compliance?

The SI5344D-D06815-GM achieves ITU-T G.8262 EEC Option 1 and Option 2 compliance through its DSPLL architecture, which provides programmable jitter attenuation bandwidth (0.1 Hz–4 kHz), ultra-low 90 fs rms jitter, and robust holdover performance using averaged historical frequency data. Its ability to lock to gapped clocks, support hitless switching, and maintain phase continuity during input failure directly satisfies EEC wander and jitter transfer requirements. Compliance is verified per the Si5345/44/42 Rev D datasheet Section 5 Electrical Specifications.

Can the SI5344D-D06815-GM operate without I²C or SPI configuration?

Yes-the SI5344D-D06815-GM powers up with a factory-programmed configuration stored in on-chip OTP NVM. No external I²C or SPI communication is required for basic operation. However, runtime reconfiguration (e.g., input switching, output format changes, holdover tuning) requires serial interface access. ClockBuilder Pro software is used to generate and program custom configurations; preprogrammed devices like SI5344D-D06815-GM ship with a specific frequency plan already loaded.

What are the thermal and packaging specifications for the SI5344D-D06815-GM?

The SI5344D-D06815-GM uses a 44-pin QFN package measuring 7 mm × 7 mm with 0.5 mm pitch and an exposed thermal pad. It is rated for operation from –40 °C to +85 °C ambient temperature. The package is Pb-free and RoHS-6 compliant. Thermal design must account for 1.8 V and 3.3 V supply currents (typical 120 mA total), and the exposed pad must be soldered to a thermal plane per Skyworks' PCB land pattern guidelines (Section 11 of the datasheet) to ensure reliable operation at max junction temperature.

SI5344D-D06815-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: *

Package/Case:: -

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

Type:: -

PLL:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Divider/Multiplier:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: -

Grade:: -

Qualification:: -

Supplier Device Package:: -

SI5344D-D06815-GM FAQ

1.How can I place an order for SI5344D-D06815-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5344D-D06815-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5344D-D06815-GM reliable?

The price and inventory of SI5344D-D06815-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5344D-D06815-GM is usually 5 days.

3.What payment methods are accepted for SI5344D-D06815-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5344D-D06815-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5344D-D06815-GM?

SI5344D-D06815-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5344D-D06815-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5344D-D06815-GM?

For technical support, including SI5344D-D06815-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5344D-D06815-GM requirements.

6.How does Aetrix verify that SI5344D-D06815-GM is sourced from the original manufacturer or authorized distributors?

All SI5344D-D06815-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5344D-D06815-GM meets industry standards.

7.What is the process for return or replacement of SI5344D-D06815-GM?

All SI5344D-D06815-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5344D-D06815-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5344D-D06815-GM part is unused and in its original packaging.

Return procedure for SI5344D-D06815-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…