Skyworks Solutions Inc. SI5345A-B03133-GM
- Part No.:
- SI5345A-B03133-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- -
- Datasheet:
-
SI5345A-B03133-GM.pdf
- Description:
- IC CLK MULTIPLIER ATTENUATOR
- Quantity:
- Payment:

- Shipping:

Inventory:4,328
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5345A-B03133-GM from Skyworks is a 10-channel, any-frequency jitter attenuator/clock multiplier featuring fourth-generation DSPLL™ and MultiSynth™ architectures. It delivers ultra-low 90 fs rms jitter, supports differential inputs up to 750 MHz and outputs up to 1028 MHz, and operates in free-run, locked, or holdover modes - deployed in OTN transponders and SyncE-compliant carrier Ethernet switches.
For engineers reviewing the SI5345A-B03133-GM datasheet, SI5345A-B03133-GM pinout, SI5345A-B03133-GM application, or SI5345A-B03133-GM equivalent, key selection considerations include programmable jitter attenuation bandwidth (0.1 Hz–4 kHz), G.8262 EEC Option 1/2 compliance, hitless/ramped input switching, DCO mode with 0.001 ppb step size, and independent output supply voltage configuration (1.8/2.5/3.3 V).
Technical Context
The SI5345A-B03133-GM implements a digitally controlled DSPLL with fully integrated loop filter and programmable loop bandwidth (0.1 Hz–4 kHz), enabling precise jitter filtering without external components. Its MultiSynth architecture uses fractional-N synthesis (Mn/Md, Nn/Nd) and integer-R division to generate any output frequency from any input - supporting both integer and fractional synthesis modes per channel.
It features four configurable clock inputs (IN0–IN3), ten independently programmable outputs (OUT0–OUT9), status monitoring (LOS/OOF/LOL), and dual-mode reference support (25–54 MHz crystal on XA/XB or external REFCLK). The device operates across –40 to +85 °C and stores configuration in on-chip OTP NVM for known-power-up state.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Jitter (rms) | 90 fs - meets stringent SyncE EEC Option 1/2 requirements for telecom timing recovery |
| Input range (diff) | 8 kHz–750 MHz - accepts SONET/SDH, Ethernet, and OTN line-rate references |
| Output range (diff) | 100 Hz–1028 MHz - covers 1G/10G/100G Ethernet, CPRI, and broadcast video clocks |
| Jitter BW control | 0.1 Hz–4 kHz - digitally selectable to optimize attenuation vs. transient response per application |
| DSPLL modes | Free-run, locked, holdover - enables seamless failover during input loss with <120 s history averaging |
| DCO resolution | 0.001 ppb - enables fine-grained frequency tuning for phase alignment and wander correction |
| Supply voltages | VDD = 1.8 V ±5%, VDDA = 3.3 V ±5% - supports low-power core with high-accuracy analog rail |
| Temp range | –40 to +85 °C - qualified for industrial and telecom infrastructure environments |
Pinout & Package
SI5345A-B03133-GM is housed in a 64-pin QFN package (9 × 9 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per Skyworks Si5345 Rev D datasheet Section 9 (Pin Descriptions) and Figure 10.1 (Package Diagram).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN0–IN3 | Differential/single-ended clock inputs | Support LVDS/LVPECL/CML/LVCMOS; configurable termination; enable automatic/manual switching |
| OUT0–OUT9 | Programmable clock outputs | Each supports LVDS/LVPECL/LVCMOS/CML/HCSL; independent amplitude/common-mode control |
| XA/XB | Crytal oscillator interface | Accepts 25–54 MHz fundamental-mode crystal; internal load caps eliminate external components |
| SCL/SDA | I²C serial interface | Two-wire control for register access, NVM programming, and real-time status monitoring |
| INTRb | Interrupt output | Active-low open-drain flag for LOS/OOF/LOL events; enables system-level fault detection |
| RSTb | Hardware reset | Asynchronous active-low pin forcing hard reset and NVM reload |
Key Features
| Feature | Design Value |
|---|---|
| Hitless input switching | Eliminates phase transients when switching between fractionally related inputs (e.g., 155.52 MHz ↔ 622.08 MHz) |
| Ramped holdover exit | Linear frequency ramp (0.2–40,000 ppm/s) prevents glitches during re-lock after input failure |
| Glitchless DCO tuning | On-the-fly frequency adjustment with 0.001 ppb steps preserves output phase continuity |
| Configurable output supplies | Independent VDDO pins per output bank allow mixed-voltage signaling (1.8/2.5/3.3 V) on same device |
| G.8262 SyncE compliance | Fully meets EEC Option 1 and Option 2 specs for synchronous Ethernet timing recovery |
| Integrated loop filter | Removes external passive components, reducing noise coupling and board area vs. discrete PLL solutions |
Applications
| OTN Transponders | Carrier Ethernet Switches |
|---|---|
Use Scenario: Line cards in optical transport networks require jitter-cleaned, multi-rate clocks for OTU2/OTU3/OTU4 framing and FEC processing. IC Role / Device Role / Timing Role: Jitter attenuator and frequency translator - cleans incoming line-rate clocks and generates precise parallel clocks for SerDes, MAC, and PHY layers. Use Value: 90 fs rms jitter ensures BER <1e−12 under G.783/G.8251 compliance testing; 10-output flexibility eliminates multiple discrete clock ICs. | Use Scenario: High-density Ethernet switches need synchronized 1G/10G/25G clocks across backplane, front-panel ports, and CPU subsystems. IC Role / Device Role / Timing Role: SyncE-compliant clock multiplier - locks to IEEE 1588 grandmaster or PTP-derived reference and distributes phase-aligned clocks. Use Value: Meets ITU-T G.8262 EEC Option 1/2; holdover stability <±4.6 ppm over 24 h enables uninterrupted operation during master loss. |
| Broadcast Video Equipment | Test & Measurement Instruments |
Use Scenario: SDI/HD-SDI/3G-SDI routers and frame synchronizers demand sub-picosecond jitter clocks for pixel-accurate timing and genlock. IC Role / Device Role / Timing Role: Low-jitter clock synthesizer - converts studio reference (e.g., 10 MHz or 27 MHz) into SMPTE ST 2081/2082 compliant rates (148.5 MHz, 297 MHz). Use Value: Ultra-low 90 fs rms jitter prevents visible timing artifacts in 4K/8K video; LVDS/LVPECL outputs drive long traces without signal degradation. | Use Scenario: High-speed oscilloscopes and bit-error-rate testers require stable, low-phase-noise sampling clocks across wide frequency ranges. IC Role / Device Role / Timing Role: Programmable jitter cleaner - attenuates jitter from arbitrary waveform generators or reference sources before ADC/DAC sampling. Use Value: Digitally tunable loop bandwidth (0.1 Hz–4 kHz) allows optimization for narrowband wander suppression or broadband jitter filtering per test profile. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar jitter attenuator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5345B-D-GM | Same 10-output architecture but limited to 350 MHz max output frequency; integer-only synthesis mode | Targeted at sub-10G applications where >350 MHz clocks are unnecessary (e.g., legacy SONET, 1G/2.5G Ethernet) | Select when cost sensitivity outweighs need for 10G+ frequencies or fractional synthesis flexibility |
| LMK04832RHAR | TI dual-loop jitter cleaner; 14 outputs; higher power; no on-chip NVM; requires external loop filter | Used in radar, aerospace, and high-channel-count instrumentation where deterministic latency and multi-device synchronization matter more than footprint | Choose when system demands dual-loop architecture, deterministic delay, or JESD204B subclass 1 support - not for drop-in replacement |
Compared with Si5345B-D-GM, SI5345A-B03133-GM provides full 1028 MHz output capability and fractional synthesis for arbitrary frequency generation; versus LMK04832RHAR, it offers smaller footprint, integrated loop filter, and factory-programmable NVM - simplifying design-in for telecom and networking OEMs.
Availability
SI5345A-B03133-GM is available at Aetrix Electronics and suitable for OTN transponders, SyncE carrier switches, broadcast video infrastructure, and test equipment requiring stable component supply, long-term lifecycle assurance, and guaranteed traceability.
Supply support for SI5345A-B03133-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for communications, automotive, and industrial markets.
The Si5345 family is engineered for high-performance timing in telecom infrastructure - delivering jitter attenuation, multi-rate clock synthesis, and robust holdover for mission-critical SyncE, OTN, and packet-optical systems.
FAQ
What is the maximum output frequency supported by SI5345A-B03133-GM?
The SI5345A-B03133-GM supports differential output frequencies up to 1028 MHz and LVCMOS outputs up to 250 MHz. This range accommodates 100G Ethernet (103.125 GHz SerDes reference), CPRI, and broadcast video standards. The upper limit is enforced by the MultiSynth divider architecture and validated in Skyworks' Si5345 Rev D Electrical Specifications Table 5.1.
Does SI5345A-B03133-GM require external loop filter components?
No, SI5345A-B03133-GM integrates the entire DSPLL loop filter on-die, eliminating external resistors and capacitors. This reduces PCB area, avoids noise coupling from discrete components, and guarantees loop stability across temperature and voltage - a key differentiator from traditional PLL-based clock ICs.
How does SI5345A-B03133-GM handle input clock failure in telecom systems?
Upon input failure, SI5345A-B03133-GM automatically enters holdover mode using up to 120 seconds of stored historical frequency data. It calculates an averaged holdover frequency from a programmable window to minimize phase disturbance - maintaining <±4.6 ppm accuracy over 24 hours per ITU-T G.8262, critical for SyncE continuity.
Can SI5345A-B03133-GM generate non-integer-related output frequencies from a single input?
Yes, SI5345A-B03133-GM uses fractional-N synthesis (Mn/Md and Nn/Nd dividers) to generate any output frequency - including non-harmonically related values - from any input. For example, it can synthesize 156.25 MHz and 122.88 MHz simultaneously from a 10 MHz reference, verified in ClockBuilder Pro v3.0 frequency plan reports.
Is SI5345A-B03133-GM preprogrammed, or does it require configuration?
SI5345A-B03133-GM ships with factory-default configuration but retains full in-circuit programmability via I²C/SPI. Its on-chip OTP NVM stores custom configurations generated in ClockBuilder Pro - ensuring repeatable power-up behavior without external EEPROM or host processor intervention.
SI5345A-B03133-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5345A-B03133-GM FAQ
1.How can I place an order for SI5345A-B03133-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5345A-B03133-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5345A-B03133-GM reliable?
The price and inventory of SI5345A-B03133-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5345A-B03133-GM is usually 5 days.
3.What payment methods are accepted for SI5345A-B03133-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5345A-B03133-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5345A-B03133-GM?
SI5345A-B03133-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5345A-B03133-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5345A-B03133-GM?
For technical support, including SI5345A-B03133-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5345A-B03133-GM requirements.
6.How does Aetrix verify that SI5345A-B03133-GM is sourced from the original manufacturer or authorized distributors?
All SI5345A-B03133-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5345A-B03133-GM meets industry standards.
7.What is the process for return or replacement of SI5345A-B03133-GM?
All SI5345A-B03133-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5345A-B03133-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5345A-B03133-GM part is unused and in its original packaging.
Return procedure for SI5345A-B03133-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5345A-B03133-GM Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
