Skyworks Solutions Inc. SI5345A-B03273-GM
- Part No.:
- SI5345A-B03273-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- -
- Datasheet:
-
SI5345A-B03273-GM.pdf
- Description:
- IC CLK MULTIPLIER ATTENUATOR
- Quantity:
- Payment:

- Shipping:

Inventory:2,955
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5345A-B03273-GM from Skyworks is a 10-channel, any-frequency jitter attenuator and clock multiplier IC featuring fourth-generation DSPLL™ and MultiSynth™ architectures. It delivers ultra-low 90 fs rms jitter, supports differential inputs up to 750 MHz and outputs up to 1028 MHz, and operates in free-run, locked, or holdover modes - enabling precise timing for OTN transponders and SyncE-compliant carrier Ethernet switches.
For engineers reviewing the SI5345A-B03273-GM datasheet, SI5345A-B03273-GM pinout, SI5345A-B03273-GM application, or SI5345A-B03273-GM equivalent, key selection considerations include its G.8262 EEC Option 1/2 compliance, programmable jitter attenuation bandwidth (0.1 Hz–4 kHz), I²C/SPI configurability with on-chip NVM, and support for LVDS/LVPECL/LVCMOS/CML/HCSL output formats with independent supply rails.
Technical Context
The SI5345A-B03273-GM implements a digitally controlled DSPLL with fractional input dividers (P) and MultiSynth output dividers (N/R) to enable hitless switching between fractionally related input clocks and glitchless on-the-fly output frequency changes. Its integrated loop filter eliminates external passive components while supporting programmable loop bandwidths from 0.1 Hz to 4 kHz.
It features automatic and manual input clock selection across four inputs (IN0–IN3), status monitoring (LOS/OOF/LOL), ramped holdover exit, DCO mode with 0.001 ppb step size, and zero-delay mode where IN3 serves as FB_IN. Core voltage is 1.8 V ±5%, analog supply is 3.3 V ±5%, and output supplies are independently configurable at 1.8 V, 2.5 V, or 3.3 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Jitter (rms) | 90 fs - meets stringent ITU-T G.8262 EEC Option 1/2 requirements for SyncE line cards. |
| Input range (diff) | 8 kHz–750 MHz - accepts SONET/SDH, Ethernet, and broadcast video reference clocks without external conditioning. |
| Output range (diff) | 100 Hz–1028 MHz - covers 10/40/100 G networking, Synchronous Ethernet, and test equipment frequencies. |
| Jitter BW | 0.1 Hz–4 kHz - digitally programmable to optimize attenuation for specific noise profiles (e.g., 0.1 Hz for wander suppression). |
| Outputs | 10 channels - each independently configurable for format (LVDS/LVPECL/CML/HCSL/LVCMOS), amplitude, and common-mode voltage. |
| Package | 64-QFN 9×9 mm - surface-mount footprint with thermal pad for high-density telecom and datacom PCB layouts. |
| Temp range | –40 °C to +85 °C - qualified for industrial and carrier-grade embedded systems operating in uncontrolled environments. |
Pinout & Package
The SI5345A-B03273-GM is housed in a 64-pin QFN package (9 mm × 9 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions align with the Si5345 family's standardized layout per Skyworks' Pin Descriptions section (Rev D datasheet, p.45).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN0–IN3 | Differential/single-ended clock inputs | Support automatic/manual switching; IN3 becomes FB_IN in zero-delay mode. |
| OUT0–OUT9 | Configurable clock outputs | Each independently assigned to MultiSynth divider; support LVDS/LVPECL/CML/HCSL/LVCMOS with programmable swing. |
| XA/XB | Crytal/resonator interface | Accepts 25–54 MHz fundamental-mode crystal; internal load caps eliminate external capacitors. |
| SCL/SDA | I²C serial interface | Two-wire control bus for configuration and status readback; compatible with standard I²C masters. |
| SCLK/MOSI/MISO/SSN | SPI serial interface | 4-wire alternative to I²C; supports faster programming and daisy-chain capability. |
| RSTb | Hardware reset input | Active-low asynchronous reset; restores NVM configuration and reinitializes DSPLL state machine. |
| INTRb | Interrupt output | Open-drain flag indicating LOS/OOF/LOL events; enables real-time fault monitoring in carrier systems. |
Key Features
| Feature | Design Value |
|---|---|
| Any-frequency synthesis | Generates arbitrary output frequencies from any input via fractional P/N/R dividers - eliminates need for multiple fixed-ratio clock ICs. |
| Hitless input switching | Preserves phase continuity when switching between fractionally related inputs (e.g., 155.52 MHz ↔ 622.08 MHz) - critical for hitless protection switching in OTN. |
| Programmable holdover | Uses 120-second frequency history window with user-defined averaging delay to minimize phase jump during input failure - ensures stable SyncE operation during network outages. |
| DCO mode | Enables fine-grained frequency tuning (0.001 ppb steps) via FINC/FDEC pins or register writes - supports IEEE 1588 boundary clock calibration. |
| Independent output supplies | Each output bank powered by dedicated 1.8 V / 2.5 V / 3.3 V rail - allows mixed-voltage system interfacing without level shifters. |
Applications
| OTN Muxponder Timing | SyncE Carrier Ethernet Switch |
|---|---|
Use Scenario: Provides low-jitter clocking for 100G OTN muxponders aggregating client-side Ethernet and WAN interfaces. IC Role / Device Role / Timing Role: Jitter attenuator and multi-rate clock multiplier generating synchronous 155.52 MHz, 622.08 MHz, and 2.488 GHz clocks from a single recovered line reference. Use Value: Meets ITU-T G.783 jitter transfer and G.823 jitter tolerance masks, enabling error-free OTU-4 framing over long-haul DWDM links. | Use Scenario: Supplies phase-aligned clocks to SERDES, MAC, and PHY layers in multi-terabit carrier Ethernet switches. IC Role / Device Role / Timing Role: Primary timing IC meeting ITU-T G.8262 EEC Option 1/2 for Synchronous Ethernet distribution across backplane and line cards. Use Value: 90 fs rms jitter and programmable 0.1 Hz loop bandwidth suppress wander accumulation across cascaded nodes in metro networks. |
| Broadcast Video Master Clock | Test & Measurement Instrumentation |
Use Scenario: Generates SMPTE ST 2059-2–compliant PTP grandmaster clocks and genlock references for 4K/8K video production systems. IC Role / Device Role / Timing Role: Jitter-attenuated clock source synchronized to GPS-disciplined 10 MHz or IEEE 1588 PTP timestamps. Use Value: Sub-100 fs jitter prevents frame sync errors and lip-sync drift in real-time IP-based video transport (e.g., SMPTE 2110). | Use Scenario: Provides ultra-stable, programmable clock sources in high-resolution oscilloscopes, bit-error-rate testers, and signal analyzers. IC Role / Device Role / Timing Role: Low-phase-noise clock multiplier generating swept or multi-tone stimuli with sub-picosecond edge placement accuracy. Use Value: Enables <1 ps RMS time-interval error in TIE measurements and supports jitter injection testing per OIF CEI-28G specifications. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar jitter attenuator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5345B-B03273-GM | Same package and pinout; limited to 350 MHz max output frequency (vs. 1028 MHz); integer-only synthesis mode. | Suitable for sub-10G applications where full bandwidth is unnecessary; lower cost for legacy 1G/10G line cards. | Select when output frequencies ≤350 MHz suffice and fractional synthesis is not required. |
| LTC6957-3IUF#PBF | 4-output jitter cleaner (vs. 10); 226 fs rms jitter (vs. 90 fs); fixed 1.8 V core; no NVM; requires external loop filter. | Targeted at compact instrumentation and FPGA clocking where channel count and ultimate jitter are secondary to integration simplicity. | Choose for space-constrained designs needing only 4 outputs and accepting higher jitter; avoid for SyncE or OTN compliance-critical roles. |
Compared with SI5345A-B03273-GM, the Si5345B variant trades maximum frequency and fractional synthesis for cost reduction in bandwidth-limited deployments, while the LTC6957 offers simpler integration at the expense of channel count, jitter performance, and autonomous operation - making SI5345A-B03273-GM the sole choice for multi-gigabit telecom timing requiring G.8262 compliance and field-programmable flexibility.
Availability
SI5345A-B03273-GM is available at Aetrix Electronics and suitable for OTN transponders, Synchronous Ethernet switches, and broadcast video infrastructure requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for SI5345A-B03273-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.
The Si5345 family is engineered for high-performance timing in carrier-grade networking and precision instrumentation, delivering jitter attenuation, multi-rate clock multiplication, and robust holdover - all within a single programmable IC.
FAQ
What is the primary function of the SI5345A-B03273-GM in a telecom timing architecture?
The SI5345A-B03273-GM serves as a jitter-attenuating clock multiplier that cleans and regenerates timing signals for synchronization-critical systems. In telecom applications, it locks to a degraded line reference (e.g., from a fiber link), attenuates accumulated jitter and wander, and generates multiple low-jitter output clocks - enabling SI5345A-B03273-GM to meet ITU-T G.8262 EEC Option 1/2 for Synchronous Ethernet and G.783 for OTN.
Does the SI5345A-B03273-GM support both I²C and SPI interfaces, and are they mutually exclusive?
Yes, the SI5345A-B03273-GM supports both I²C and SPI serial interfaces for configuration and monitoring, and they are not mutually exclusive - either can be used independently based on system design preference. The interface is selected via hardware strapping (pins) or register configuration. SI5345A-B03273-GM retains its programmed settings in on-chip NVM, so configuration persists across power cycles regardless of interface choice.
How does the holdover functionality of the SI5345A-B03273-GM maintain timing integrity during input clock loss?
The SI5345A-B03273-GM stores up to 120 seconds of historical frequency data while locked and calculates an averaged holdover frequency from a programmable window within that history. This minimizes phase disturbance during input failure. SI5345A-B03273-GM then uses the external crystal (25–54 MHz on XA/XB) as its reference to sustain output stability - achieving typical holdover accuracy of ±0.1 ppm over 24 hours when paired with a TCXO.
Can the SI5345A-B03273-GM generate different output formats simultaneously, such as LVDS and LVCMOS?
Yes, the SI5345A-B03273-GM supports simultaneous mixed-format outputs: each of its 10 outputs can be independently configured for LVDS, LVPECL, CML, HCSL, or LVCMOS with programmable amplitude and common-mode voltage. Output banks have separate supply pins (VDDOx), allowing SI5345A-B03273-GM to drive 1.8 V, 2.5 V, or 3.3 V logic families concurrently without external level shifters.
Is factory preprogramming available for the SI5345A-B03273-GM, and what does the "B03273" suffix indicate?
Yes, Skyworks offers factory preprogramming for SI5345A-B03273-GM using ClockBuilder Pro software; the "B03273" segment in the part number identifies a unique configuration ID assigned during preprogramming. SI5345A-B03273-GM ships with that exact frequency plan stored in NVM, eliminating field programming - ideal for high-volume deployments requiring guaranteed startup behavior and reduced qualification overhead.
SI5345A-B03273-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5345A-B03273-GM FAQ
1.How can I place an order for SI5345A-B03273-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5345A-B03273-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5345A-B03273-GM reliable?
The price and inventory of SI5345A-B03273-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5345A-B03273-GM is usually 5 days.
3.What payment methods are accepted for SI5345A-B03273-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5345A-B03273-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5345A-B03273-GM?
SI5345A-B03273-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5345A-B03273-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5345A-B03273-GM?
For technical support, including SI5345A-B03273-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5345A-B03273-GM requirements.
6.How does Aetrix verify that SI5345A-B03273-GM is sourced from the original manufacturer or authorized distributors?
All SI5345A-B03273-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5345A-B03273-GM meets industry standards.
7.What is the process for return or replacement of SI5345A-B03273-GM?
All SI5345A-B03273-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5345A-B03273-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5345A-B03273-GM part is unused and in its original packaging.
Return procedure for SI5345A-B03273-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5345A-B03273-GM Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
