Skyworks Solutions Inc. SI5345A-B04228-GM
- Part No.:
- SI5345A-B04228-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- -
- Datasheet:
-
SI5345A-B04228-GM.pdf
- Description:
- IC CLK MULTIPLIER ATTENUATOR
- Quantity:
- Payment:

- Shipping:

Inventory:2,598
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5345A-B04228-GM from Skyworks is a 10-channel, any-frequency jitter attenuator/clock multiplier with fourth-generation DSPLL™ and MultiSynth™ architecture. It delivers 90 fs rms jitter, supports differential inputs up to 750 MHz and outputs up to 1028 MHz, and operates in free-run, locked, or holdover modes - enabling precise clock synthesis for SyncE-compliant 100 GbE line cards.
For engineers reviewing the SI5345A-B04228-GM datasheet, SI5345A-B04228-GM pinout, SI5345A-B04228-GM application, or SI5345A-B04228-GM equivalent, key selection criteria include programmable jitter attenuation bandwidth (0.1 Hz–4 kHz), G.8262 EEC Option 1/2 compliance, hitless input switching, DCO mode with 0.001 ppb step size, and independent output supply pins (1.8/2.5/3.3 V).
Technical Context
The SI5345A-B04228-GM implements a digitally controlled DSPLL with fully integrated loop filter and programmable loop bandwidth (0.1 Hz–4 kHz), enabling application-level jitter optimization. Its MultiSynth architecture uses fractional-N synthesis (Mn/Md) and integer-R division to generate any output frequency from any input frequency, with support for both integer and fractional synthesis modes.
It features four configurable inputs (IN0–IN3), ten independently programmable outputs (OUT0–OUT9), and dual reference paths: external crystal (25–54 MHz on XA/XB) or LVCMOS/LVDS/LVPECL reference clock. Status monitoring includes LOS, OOF, and LOL detection, with glitchless and ramped switching between plesiochronous inputs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Jitter (RMS) | 90 fs rms - meets stringent SyncE EEC Option 1/2 requirements for 100 GbE transport |
| Input Range (Diff) | 8 kHz–750 MHz - supports SONET/SDH, OTN, and Ethernet reference clocks |
| Output Range (Diff) | 100 Hz–1028 MHz - covers all common SerDes, PHY, and FPGA clocking needs |
| Jitter BW Control | 0.1 Hz–4 kHz digital programming - enables optimized noise filtering per system requirement |
| Crystal Support | 25–54 MHz external XTAL - internal loading capacitors eliminate external CL components |
| Supply Voltages | VDD = 1.8 V ±5%; VDDA = 3.3 V ±5%; independent output supplies (1.8/2.5/3.3 V) |
| Temp Range | –40 °C to +85 °C - qualified for industrial and telecom infrastructure environments |
Pinout & Package
The SI5345A-B04228-GM is housed in a 64-pin QFN package (9 × 9 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per Skyworks Si5345 Rev D datasheet Section 9 (Pin Descriptions), including dedicated IN0–IN3, OUT0–OUT9, XA/XB, I²C/SPI, RSTb, INTRb, and multiple VDD/VDDA/VDDO supply domains.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN0–IN3 | Differential or LVCMOS input | Four selectable reference clock inputs; support gapped clock lock and hitless switching |
| OUT0–OUT9 | Programmable clock outputs | 10 independent outputs; configurable for LVDS/LVPECL/LVCMOS/CML/HCSL with amplitude control |
| XA/XB | Crytal oscillator interface | Connects to 25–54 MHz fundamental-mode crystal; internal load caps eliminate external components |
| SCL/SDA | I²C serial interface | Two-wire bus for configuration and status readback; supports hot-plug and in-circuit NVM programming |
| RSTb | Hardware reset input | Active-low asynchronous reset; restores NVM-stored configuration and reinitializes DSPLL state machine |
| INTRb | Interrupt output | Open-drain flag indicating LOS/OOF/LOL events; enables real-time fault monitoring without polling |
Key Features
| Feature | Design Value |
|---|---|
| Any-frequency synthesis | Generates arbitrary output frequencies from any input via fractional-N DSPLL + MultiSynth dividers |
| Hitless input switching | Eliminates phase transients when switching between fractionally related inputs (e.g., 156.25 MHz ↔ 312.5 MHz) |
| DCO mode | 0.001 ppb frequency step resolution via FINC/FDEC pins or register control - ideal for wander compensation |
| Holdover intelligence | Stores 120 s of historical frequency data; calculates averaged holdover value from programmable window |
| Zero delay mode | Uses IN3 as FB_IN to minimize propagation delay between input and output - critical for deterministic latency |
Applications
| OTN Muxponders | 100 GbE Synchronous Ethernet |
|---|---|
Use Scenario: Aggregating multiple client-side rates (e.g., 10G, 25G) into a single 100G OTU4 line rate while maintaining strict jitter compliance. IC Role / Device Role / Timing Role: Jitter attenuator and multi-rate clock multiplier providing clean, synchronized clocks to muxponder ASICs and SerDes. Use Value: Enables ITU-T G.709-compliant OTN framing with <90 fs rms jitter at 100G line rate, meeting GR-253-CORE mask requirements. | Use Scenario: Line card in carrier-grade Ethernet switch requiring ITU-T G.8262 EEC Option 2 compliance for phase/time synchronization. IC Role / Device Role / Timing Role: Primary timing IC delivering low-jitter, holdover-capable clocks to PTP grandmaster PHYs and MAC layers. Use Value: Maintains <±4.6 ppm frequency accuracy during holdover using averaged historical data, satisfying G.8262 wander limits. |
| Broadcast Video Timing | Test & Measurement Equipment |
Use Scenario: Genlock and frame-sync distribution across SDI routers, converters, and IP-based video encoders in 4K/8K production systems. IC Role / Device Role / Timing Role: Reference clock generator and jitter cleaner for SMPTE ST 2059-2 compliant PTP timing recovery. Use Value: Delivers sub-100 fs jitter required for stable 12G-SDI sampling clocks, eliminating visible artifacts in high-resolution video streams. | Use Scenario: High-precision signal source in bit error rate testers (BERTs) and oscilloscopes needing ultra-low phase noise clocks. IC Role / Device Role / Timing Role: Jitter-attenuated master clock synthesizer for ADC/DAC sampling and pattern generation subsystems. Use Value: Achieves 90 fs rms jitter floor - directly enabling <60 dBc spurious-free dynamic range in RF test instrumentation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar jitter attenuator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5345B-D-GM | Same 64-QFN package and DSPLL core, but limited to 0.001–350 MHz output range and no fractional synthesis | Targeted at lower-frequency SyncE and enterprise switching where >350 MHz outputs are unnecessary | Select only if full 1028 MHz output capability and fractional-N flexibility are not required |
| LMK04832ISQE/NOPB | TI dual-loop jitter cleaner; 3.1 fs integrated jitter (12 kHz–20 MHz), but max output = 3.1 GHz and no holdover memory | Preferred for RF sampling and radar where ultra-low broadband jitter dominates over telecom holdover requirements | Choose when sub-5 fs integrated jitter is mandatory and holdover duration is secondary to phase noise performance |
Compared with SI5345A-B04228-GM, Si5345B-D-GM sacrifices frequency range and synthesis flexibility for cost reduction, while LMK04832ISQE/NOPB trades holdover intelligence and telecom-specific features for superior broadband jitter - making SI5345A-B04228-GM optimal for OTN, SyncE, and broadcast infrastructure demanding both precision and resilience.
Availability
SI5345A-B04228-GM is available at Aetrix Electronics and suitable for OTN muxponders, 100 GbE synchronous Ethernet line cards, and broadcast video timing systems requiring stable component supply, long-term lifecycle support, and factory preprogrammed configuration traceability.
Supply support for SI5345A-B04228-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for communications infrastructure, automotive, and industrial markets.
The SI5345A-B04228-GM belongs to Skyworks' Si5345 family of jitter-attenuating clock multipliers, designed specifically for high-reliability telecom and datacom applications requiring G.8262 compliance, intelligent holdover, and any-frequency clock synthesis.
FAQ
What is the primary function of the SI5345A-B04228-GM in a 100 GbE line card?
The SI5345A-B04228-GM serves as the jitter-attenuating clock multiplier and timing engine in 100 GbE line cards, generating ultra-low-jitter (90 fs rms) output clocks from recovered or reference inputs while meeting ITU-T G.8262 EEC Option 1/2 requirements. It ensures deterministic phase alignment across SerDes lanes and maintains holdover stability during input failure - a critical capability for carrier Ethernet reliability. The SI5345A-B04228-GM achieves this via its DSPLL architecture and programmable loop bandwidth.
Does the SI5345A-B04228-GM support factory preprogramming, and how is it configured?
Yes, the SI5345A-B04228-GM supports in-circuit programmable non-volatile memory (NVM) and is available in factory preprogrammed configurations. Configuration is performed using Skyworks' ClockBuilder Pro™ software, which generates a unique OPN suffix (e.g., "-B04228") representing the stored frequency plan, input/output assignments, and operational modes. The SI5345A-B04228-GM retains this configuration across power cycles and requires no external boot ROM or configuration EEPROM.
How does the SI5345A-B04228-GM handle loss of input clock, and what is its holdover behavior?
Upon loss of all valid input clocks, the SI5345A-B04228-GM automatically enters holdover mode, using an averaged historical frequency value calculated from up to 120 seconds of prior locked data. The averaging window and delay are programmable to exclude corrupted data near failure time. During holdover, output frequency drift depends solely on the stability of the external 25–54 MHz crystal on XA/XB. The SI5345A-B04228-GM exits holdover glitchlessly when a valid input returns, optionally using ramped frequency transition.
What output signaling standards and voltage levels does the SI5345A-B04228-GM support?
The SI5345A-B04228-GM supports LVDS, LVPECL, LVCMOS, CML, and HCSL output formats across all ten outputs, with programmable amplitude and common-mode voltage. Each output has an independent supply pin (VDDO) supporting 1.8 V, 2.5 V, or 3.3 V logic levels - enabling direct interfacing with diverse FPGAs, ASICs, and SerDes without level-shifting. Output drivers can be individually enabled/disabled, and synchronous disable ensures zero-cycle glitches during power sequencing. This flexibility is integral to the SI5345A-B04228-GM's role in heterogeneous timing architectures.
Is the SI5345A-B04228-GM pin-compatible with other devices in the Si5345 family?
Yes, the SI5345A-B04228-GM shares the same 64-QFN 9×9 mm package and pinout as all Si5345 variants (e.g., Si5345B-D-GM, Si5345C-D-GM), including identical power, ground, I²C/SPI, IN/OUT, XA/XB, RSTb, and INTRb pin assignments. This allows drop-in replacement within the Si5345 family for design reuse and BOM simplification - provided the target variant supports the required frequency range and synthesis mode. The SI5345A-B04228-GM is fully compatible with existing PCB layouts designed for the Si5345 footprint.
SI5345A-B04228-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5345A-B04228-GM FAQ
1.How can I place an order for SI5345A-B04228-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5345A-B04228-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5345A-B04228-GM reliable?
The price and inventory of SI5345A-B04228-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5345A-B04228-GM is usually 5 days.
3.What payment methods are accepted for SI5345A-B04228-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5345A-B04228-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5345A-B04228-GM?
SI5345A-B04228-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5345A-B04228-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5345A-B04228-GM?
For technical support, including SI5345A-B04228-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5345A-B04228-GM requirements.
6.How does Aetrix verify that SI5345A-B04228-GM is sourced from the original manufacturer or authorized distributors?
All SI5345A-B04228-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5345A-B04228-GM meets industry standards.
7.What is the process for return or replacement of SI5345A-B04228-GM?
All SI5345A-B04228-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5345A-B04228-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5345A-B04228-GM part is unused and in its original packaging.
Return procedure for SI5345A-B04228-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5345A-B04228-GM Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
