Skyworks Solutions Inc. SI5345A-B05707-GM
- Part No.:
- SI5345A-B05707-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- -
- Datasheet:
-
SI5345A-B05707-GM.pdf
- Description:
- IC CLK MULTIPLIER ATTENUATOR
- Quantity:
- Payment:

- Shipping:

Inventory:2,116
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5345A-B05707-GM from Skyworks is a 10-channel, any-frequency jitter attenuator/clock multiplier featuring fourth-generation DSPLL™ and MultiSynth™ architectures. It delivers ultra-low 90 fs rms jitter, supports differential input frequencies up to 750 MHz and differential outputs up to 1028 MHz, and operates in free-run, locked, or holdover modes - deployed in OTN transponders and SyncE-compliant carrier Ethernet switches.
For engineers reviewing the SI5345A-B05707-GM datasheet, SI5345A-B05707-GM pinout, SI5345A-B05707-GM application, or SI5345A-B05707-GM equivalent, key selection considerations include its programmable jitter attenuation bandwidth (0.1 Hz–4 kHz), G.8262 EEC Option 1/2 compliance, I²C/SPI configurability with on-chip NVM, and support for LVDS/LVPECL/LVCMOS/CML/HCSL output formats with independent supply pins.
Technical Context
The SI5345A-B05707-GM implements a digitally controlled DSPLL with fractional input dividers (P) enabling hitless switching between fractionally related input clocks, and high-performance MultiSynth dividers (N) generating integer/fractional output frequencies. Its loop filter is fully integrated, eliminating external passive components and noise coupling risks.
It supports automatic/manual input clock selection with status monitoring (LOS/OOF/LOL), glitchless on-the-fly output frequency changes, DCO mode with 0.001 ppb step size, and zero-delay mode when IN3 is configured as FB_IN. Core voltage is 1.8 V ±5%, analog supply is 3.3 V ±5%, and output supplies are independently configurable at 3.3 V, 2.5 V, or 1.8 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Jitter (rms) | 90 fs - meets stringent SyncE EEC Option 1/2 phase jitter requirements for 10/40/100G line cards. |
| Input range (diff) | 8 kHz–750 MHz - accepts common telecom reference clocks including SONET/SDH and SyncE inputs. |
| Output range (diff) | 100 Hz–1028 MHz - covers OC-192, 10GBASE-R, and 100G Ethernet PMA clocking needs. |
| Jitter BW control | 0.1 Hz–4 kHz - digitally programmable attenuation bandwidth enables application-specific jitter filtering. |
| Supply voltages | VDD = 1.8 V ±5%, VDDA = 3.3 V ±5%, output supplies = 1.8/2.5/3.3 V - supports mixed-signal board power domain partitioning. |
| Temp range | –40 °C to +85 °C - qualified for industrial and telecom infrastructure environments. |
| Crystal range | 25–54 MHz - internal load capacitors eliminate external tuning components; 48–54 MHz recommended for best jitter. |
Pinout & Package
The SI5345A-B05707-GM is housed in a 64-pin QFN package measuring 9 mm × 9 mm with exposed thermal pad, RoHS-6 compliant and rated for –40 °C to +85 °C operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN0–IN3 | Differential/single-ended clock inputs | Supports automatic/manual selection; IN3 serves as FB_IN in zero-delay mode. |
| OUT0–OUT9 | Configurable clock outputs | Each independently programmable for format (LVDS/LVPECL/etc.), amplitude, and common-mode voltage. |
| XA/XB | Crytal/resonator interface | Internal 2× load capacitance eliminates external caps; supports 25–54 MHz crystals or REFCLK. |
| SCL/SDA | I²C serial interface | Two-wire bus for configuration and status readback; compatible with standard I²C timing. |
| SCLK/MOSI/MISO/CSB | SPI serial interface | 4-wire SPI option with chip select; supports faster programming than I²C. |
| INTRb | Interrupt output | Active-low open-drain flag indicating LOS/OOF/LOL events for system fault monitoring. |
| RSTb | Hardware reset | Asynchronous active-low pin initiating full initialization and NVM reload. |
| VDD/VDDA | Power supplies | Digital core (1.8 V) and analog PLL (3.3 V) rails; separate decoupling required per datasheet layout guidelines. |
Key Features
| Feature | Design Value |
|---|---|
| Any-frequency synthesis | Generates arbitrary output frequencies from any input via fractional P/N/R dividers - eliminates need for multiple fixed-ratio clock ICs. |
| Hitless input switching | Preserves output phase continuity when switching between fractionally related inputs - critical for hitless protection switching in telecom systems. |
| Programmable holdover | Uses 120-second frequency history window with programmable delay/averaging to minimize phase disturbance during input failure - improves network resilience. |
| Glitchless DCO mode | Enables fine frequency tuning (0.001 ppb steps) without output interruption - supports precise timing alignment in test & measurement equipment. |
| Integrated loop filter | On-die analog filter removes external RC components and associated noise coupling paths - simplifies layout and improves jitter consistency. |
Applications
| OTN Transponders | SyncE Carrier Switches |
|---|---|
Use Scenario: Line cards in optical transport networks require low-jitter, multi-rate clocking for 100G/400G client-side interfaces and OTU4 framing. IC Role / Device Role / Timing Role: Jitter attenuator and clock multiplier providing clean, synchronized clocks to SerDes, FEC, and mapping logic. Use Value: 90 fs rms jitter ensures BER < 10⁻¹² under stressed link conditions; programmable jitter BW suppresses bursty packet-induced jitter. | Use Scenario: Carrier-grade Ethernet switches must comply with ITU-T G.8262 EEC Option 1/2 for phase wander and jitter in synchronous distribution. IC Role / Device Role / Timing Role: Primary timing engine delivering traceable, holdover-capable clocks to switch fabric, PHYs, and management processors. Use Value: Meets EEC Option 1/2 mask limits; holdover stability depends only on XA/XB crystal - enables >24-hour outage recovery without GPS. |
| Broadcast Video Systems | Test & Measurement Equipment |
Use Scenario: SMPTE ST 2082/2081 video over IP gateways require deterministic, low-phase-noise clocks for 12G-SDI and 25G Ethernet transport. IC Role / Device Role / Timing Role: Jitter-cleaned master clock source for video encoder/decoder ASICs and packetized media timing recovery. Use Value: Sub-100 fs jitter prevents pixel errors and lip-sync drift; LVDS/LVPECL outputs match industry-standard video PHY interfaces. | Use Scenario: High-resolution oscilloscopes and bit error rate testers demand ultra-stable, tunable clock sources for sampling and pattern generation. IC Role / Device Role / Timing Role: Programmable reference oscillator with DCO capability for swept-frequency jitter tolerance testing and calibration. Use Value: 0.001 ppb DCO resolution enables sub-picosecond timing adjustments; fastlock reduces setup time during automated test sequences. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar jitter attenuator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5345A-D-GM | Factory-configured with integer+fractional synthesis; no preprogrammed configuration - requires ClockBuilder Pro setup. | Same 10-output, 64-QFN package and electrical specs; lacks B05707-specific frequency plan and NVM image. | Select SI5345A-B05707-GM when drop-in replacement for existing B05707 design is required; choose Si5345A-D-GM for new designs needing custom configuration. |
| LTC6955IUKG-1#PBF | 5-output, 48-QFN; 115 fs rms jitter; supports JESD204B but lacks holdover or gapped-clock lock capability. | Targeted at data converter timing; not certified for SyncE or OTN; no NVM storage or automatic input switching. | Use LTC6955IUKG-1#PBF only in compact, low-channel-count applications where holdover and telecom compliance are unnecessary. |
Compared with Si5345A-D-GM and LTC6955IUKG-1#PBF, the SI5345A-B05707-GM provides factory-programmed readiness, full 10-output flexibility, and telecom-grade holdover/resilience - making it optimal for production-deployed OTN and SyncE systems requiring zero-configuration reliability.
Availability
SI5345A-B05707-GM is available at Aetrix Electronics and suitable for OTN transponders, SyncE carrier switches, and broadcast video infrastructure requiring stable component supply, long-term lifecycle assurance, and guaranteed traceable sourcing.
Supply support for SI5345A-B05707-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.
The Si5345 family is designed as high-performance jitter attenuators for telecom and datacom infrastructure, targeting applications demanding G.8262 compliance, multi-gigabit SerDes clocking, and resilient holdover operation - with SI5345A-B05707-GM representing a factory-preprogrammed variant optimized for immediate deployment.
FAQ
What is the primary function of the SI5345A-B05707-GM in a telecom timing architecture?
The SI5345A-B05707-GM functions as a jitter-attenuating clock multiplier that cleans and regenerates timing signals from noisy or unstable references. In telecom systems, it locks to an incoming SyncE or SONET clock, attenuates phase jitter using its digitally programmable DSPLL, and distributes low-jitter copies across up to 10 outputs - ensuring signal integrity for high-speed SerDes and framers. Its holdover capability maintains timing during input loss, making SI5345A-B05707-GM essential for carrier-grade reliability.
Does the SI5345A-B05707-GM require external loop filter components?
No, the SI5345A-B05707-GM integrates the entire DSPLL loop filter on-die, eliminating discrete resistors and capacitors. This integration removes sensitivity to PCB layout parasitics and external noise coupling, directly contributing to its specified 90 fs rms jitter performance. The absence of external filter components simplifies board design, improves repeatability across manufacturing lots, and enhances long-term stability - all confirmed in the Si5345/44/42 Rev D datasheet section 3.2 and Figure 6.1.
How does the SI5345A-B05707-GM handle input clock failures in a redundant timing system?
Upon input clock failure, the SI5345A-B05707-GM automatically enters holdover mode using up to 120 seconds of stored frequency history to compute an averaged holdover frequency. This minimizes phase transients at the outputs. The holdover stability depends solely on the XA/XB crystal (25–54 MHz), and the device exits holdover glitchlessly when a valid input returns. These behaviors - including programmable holdover window and ramped exit - are inherent to SI5345A-B05707-GM's DSPLL architecture per datasheet sections 3.4.5 and 3.7.4.
Can the SI5345A-B05707-GM generate different output frequencies simultaneously?
Yes, the SI5345A-B05707-GM supports independent frequency synthesis on all 10 outputs via its MultiSynth architecture. Each output can be assigned a unique frequency derived from the same or different input sources, with integer or fractional division. Output formats (LVDS, LVPECL, LVCMOS, CML, HCSL), amplitudes, and common-mode voltages are individually programmable - enabling SI5345A-B05707-GM to serve heterogeneous clock domains such as SerDes, memory controllers, and management processors on a single board.
Is the SI5345A-B05707-GM pin-compatible with other Si5345 variants like Si5345A-D-GM?
Yes, the SI5345A-B05707-GM shares identical 64-QFN 9×9 mm packaging and pinout with all Si5345A-D-GM variants, including mechanical footprint, power, ground, I/O, and control pin assignments. Differences lie exclusively in factory-programmed NVM content - SI5345A-B05707-GM contains a specific preconfigured frequency plan, while Si5345A-D-GM ships unprogrammed. No PCB or schematic changes are needed when substituting within the same Si5345A prefix family.
SI5345A-B05707-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5345A-B05707-GM FAQ
1.How can I place an order for SI5345A-B05707-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5345A-B05707-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5345A-B05707-GM reliable?
The price and inventory of SI5345A-B05707-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5345A-B05707-GM is usually 5 days.
3.What payment methods are accepted for SI5345A-B05707-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5345A-B05707-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5345A-B05707-GM?
SI5345A-B05707-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5345A-B05707-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5345A-B05707-GM?
For technical support, including SI5345A-B05707-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5345A-B05707-GM requirements.
6.How does Aetrix verify that SI5345A-B05707-GM is sourced from the original manufacturer or authorized distributors?
All SI5345A-B05707-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5345A-B05707-GM meets industry standards.
7.What is the process for return or replacement of SI5345A-B05707-GM?
All SI5345A-B05707-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5345A-B05707-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5345A-B05707-GM part is unused and in its original packaging.
Return procedure for SI5345A-B05707-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5345A-B05707-GM Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
